Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: 0in_checkers.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | `ifdef ZIN_CORE_SUBSET | |
36 | // 0in exclude_checker -module spc | |
37 | // 0in include_checker -group zin_core_subset | |
38 | `ifdef SPCINF_COVERAGE | |
39 | // 0in include_checker -name *cov_spcinf* | |
40 | `endif | |
41 | `endif | |
42 | ||
43 | ||
44 | `ifdef ZIN_CORE_LBIST | |
45 | // 0in exclude_checker -name * | |
46 | // 0in exclude_checker -type * | |
47 | ||
48 | // 0in include_checker -group zin_core_lbist | |
49 | `ifdef SPCINF_COVERAGE | |
50 | // 0in include_checker -name *cov_spcinf* | |
51 | `endif | |
52 | `endif | |
53 | ||
54 | `ifdef ZIN_CORE_MBIST | |
55 | // 0in disable_checker ~`SPC0.tcu_spc_mbist_start -name * | |
56 | ||
57 | // 0in exclude_checker -name * | |
58 | // 0in exclude_checker -type * | |
59 | ||
60 | // 0in include_checker -group zin_core_mbist | |
61 | // 0in include_checker -group zin_core_mbist_err | |
62 | ||
63 | // Include the checker for array protocol | |
64 | // (some have a group name and some do not) | |
65 | // 0in include_checker -group core_array | |
66 | // 0in include_checker -module n2_dca_sp_9kb_cust | |
67 | // 0in include_checker -module n2_dta_sp_1920b_cust | |
68 | // 0in include_checker -module n2_frf_mp_256x78_cust | |
69 | // 0in include_checker -module n2_irf_mp_128x72_cust | |
70 | // 0in include_checker -module n2_stb_cm_64x45_cust | |
71 | // 0in include_checker -module n2_tlb_tl_128x59_cust | |
72 | // 0in include_checker -module n2_tlb_tl_64x59_cust | |
73 | // 0in include_checker -module n2_ict_sp_1920b_array | |
74 | ||
75 | `ifdef SPCINF_COVERAGE | |
76 | // 0in include_checker -name *cov_spcinf* | |
77 | `endif | |
78 | `endif // `ifdef ZIN_CORE_MBIST | |
79 | ||
80 | //--------- | |
81 | `ifdef SPC | |
82 | //--------- | |
83 | // | |
84 | // TLU checkers | |
85 | `include "tlu/tlu_0in_intf.v" | |
86 | `include "tlu/tlu_0in_traptype.v" | |
87 | `include "tlu/tlu_0in_trap_priority.v" | |
88 | `include "tlu/tlu_0in_disrupting.v" | |
89 | `include "tlu/tlu_0in_state.v" | |
90 | `include "tlu/tlu_0in_ras.v" | |
91 | `include "tlu/tlu_0in_fair.v" | |
92 | `include "tlu/tlu_0in_sscan.v" | |
93 | `ifndef TO_1_0_VECTORS | |
94 | `include "tlu/tlu_0in_halt.v" | |
95 | `endif // TO_1_0_VECTORS | |
96 | ||
97 | // FGU Interface checker | |
98 | `include "fgu/fgu_checkers.v" | |
99 | ||
100 | // IFU checkers | |
101 | `include "ifu/ifu_0in_intf.v" | |
102 | `include "ifu/ifu_0in_checkers.v" | |
103 | `include "ifu/ifu_chkr.v" | |
104 | ||
105 | // LSU checkers | |
106 | `include "lsu/lsu_0in_intf.v" | |
107 | ||
108 | ||
109 | // PKU checkers | |
110 | `include "pku/pku_0in_lru.v" | |
111 | ||
112 | // GKT checkers | |
113 | //`include "gkt/gkt_0in_checkers.v" | |
114 | ||
115 | // DEBUG | |
116 | `include "debug/core_debug_chk.v" | |
117 | ||
118 | // RAS | |
119 | `include "ras/lsu_ras_chkr.v" | |
120 | `include "ras/spu_ras_chkr.v" | |
121 | `include "ras/mra_ras_chkr.v" | |
122 | `include "ras/ifu_ras_chkr.v" | |
123 | `include "ras/irf_ras_chkr.v" | |
124 | `include "ras/sca_ras_chkr.v" | |
125 | `include "ras/tcc_ras_chkr.v" | |
126 | `include "ras/tsa_ras_chkr.v" | |
127 | `include "ras/frf_ras_chkr.v" | |
128 | `include "ras/tlu_dsfsr_chkr.v" | |
129 | ||
130 | // PMU | |
131 | `include "pmu/pmu_0in_checkers.v" | |
132 | ||
133 | //MBIST | |
134 | `include "mbist/mbist_0in_checkers.v" | |
135 | `endif // `ifdef SPC | |
136 | ||
137 | ||
138 | //--------- | |
139 | `ifdef CMP | |
140 | //--------- | |
141 | // | |
142 | // TLU checkers | |
143 | `include "tlu/tlu_0in_intf.v" | |
144 | `include "tlu/tlu_0in_traptype.v" | |
145 | `include "tlu/tlu_0in_disrupting.v" | |
146 | `include "tlu/tlu_0in_state.v" | |
147 | `include "tlu/tlu_0in_trap_priority.v" | |
148 | `include "tlu/tlu_0in_ras.v" | |
149 | `include "tlu/tlu_0in_sscan.v" | |
150 | `include "ras/tlu_dsfsr_chkr.v" | |
151 | `ifndef TO_1_0_VECTORS | |
152 | `include "tlu/tlu_0in_halt.v" | |
153 | `endif // TO_1_0_VECTORS | |
154 | ||
155 | `ifndef TO_1_0_VECTORS | |
156 | // LSU invalidate ack checker | |
157 | `include "lsu/lsu_0in_inv_chkr.v" | |
158 | `endif // TO_1_0_VECTORS | |
159 | ||
160 | // FGU Interface checker | |
161 | `include "fgu/fgu_checkers.v" | |
162 | ||
163 | // IFU interface and property checkers | |
164 | ||
165 | `ifdef CMP1 | |
166 | `include "ifu/ifu_0in_intf.v" | |
167 | `endif | |
168 | `include "ifu/ifu_chkr.v" | |
169 | ||
170 | ||
171 | `ifdef CMP1 | |
172 | `include "ifu/ifu_0in_checkers.v" | |
173 | `endif | |
174 | ||
175 | // PKU checkers | |
176 | ||
177 | `ifdef CMP1 | |
178 | `include "pku/pku_0in_lru.v" | |
179 | `endif | |
180 | ||
181 | // GKT checkers | |
182 | // review lots of failures `include "gkt/gkt_0in_checkers.v" | |
183 | ||
184 | // CCX driven checkers | |
185 | // `ifdef X_GUARD | |
186 | `include "ccx/ccx_0in_checkers.v" | |
187 | // `endif | |
188 | ||
189 | ||
190 | `endif // `ifdef CMP | |
191 | ||
192 | ||
193 | //--------- | |
194 | `ifdef CCM | |
195 | //--------- | |
196 | // | |
197 | ||
198 | //added l2 checkers in ccm: 02.25.06; | |
199 | `include "l2/l2_mcu_intf_chkr.v" | |
200 | `include "l2tcpx/l2t_cpx_checker.v" | |
201 | //`include "pcxl2t/pcx_l2t_checker.v" | |
202 | `include "l2/l2_mh_chkr.v" | |
203 | `include "l2/l2_inline.v" | |
204 | `include "mcu/mcul2_intf_chkr.v" | |
205 | ||
206 | // TLU checkers | |
207 | // With ZIN_CORE_SUBSET you get checkers for cases that | |
208 | // have Riesling follow-me : Async interrupts, errors | |
209 | // etc. | |
210 | //`include "tlu/tlu_0in_intf.v" | |
211 | //`include "tlu/tlu_0in_traptype.v" | |
212 | //`include "tlu/tlu_0in_disrupting.v" | |
213 | //`include "tlu/tlu_0in_trap_priority.v" | |
214 | //`include "tlu/tlu_0in_ras.v" | |
215 | //`include "tlu/tlu_0in_sscan.v" | |
216 | //`include "ras/tlu_dsfsr_chkr.v" | |
217 | ||
218 | // FGU Interface checker | |
219 | `include "fgu/fgu_checkers.v" | |
220 | ||
221 | ||
222 | // // IFU interface and property checkers | |
223 | ||
224 | // `ifdef CCM1 | |
225 | // `include "ifu/ifu_0in_intf.v" | |
226 | // `endif | |
227 | // | |
228 | ||
229 | // `ifdef CCM1 | |
230 | // `include "ifu/ifu_0in_checkers.v" | |
231 | // `endif | |
232 | // | |
233 | // // PKU checkers | |
234 | ||
235 | // `ifdef CCM1 | |
236 | // `include "pku/pku_0in_lru.v" | |
237 | // `endif | |
238 | ||
239 | ||
240 | // GKT checkers | |
241 | // review lots of failures `include "gkt/gkt_0in_checkers.v" | |
242 | ||
243 | // CCX driven checkers | |
244 | `ifdef X_GUARD | |
245 | `include "ccx/ccx_0in_checkers.v" | |
246 | `endif | |
247 | ||
248 | ||
249 | `endif // `ifdef CCM | |
250 | ||
251 | ||
252 | //--------- | |
253 | `ifndef FC_SCAN_BENCH | |
254 | `ifdef FC_BENCH | |
255 | `else | |
256 | `ifdef IOS | |
257 | //--------- | |
258 | // | |
259 | `include "niusiu/niu_siu_chkr.v" | |
260 | `include "siu/siu_wb_chkr.v" | |
261 | `include "ncuniu/ncu_niu_chkr.v" | |
262 | `include "siudmu/dmu_siu_chkr.v" | |
263 | `include "ncusiu/ncu_siu_chkr.v" | |
264 | `include "dmuncu/dmu_ncu_chkr.v" | |
265 | `include "ilupeu/ilu_peu_debug_checkers.v" | |
266 | `include "ios_ras/ios_ras_chkr.v" | |
267 | `ifndef TO_1_0_VECTORS | |
268 | `include "../monitors/dbpdmuchkr.v" | |
269 | `include "../monitors/dbpniuchkr.v" | |
270 | `endif // TO_1_0_VECTORS | |
271 | `endif // `ifdef IOS | |
272 | `endif // !`ifdef FC_BENCH | |
273 | `endif // `ifndef FC_SCAN_BENCH | |
274 | ||
275 | //--------- | |
276 | `ifndef FC_SCAN_BENCH | |
277 | `ifdef FC_BENCH | |
278 | `else | |
279 | `ifdef IOS | |
280 | `else | |
281 | `ifdef SIU | |
282 | //--------- | |
283 | // | |
284 | `ifdef SIU_RANDOM | |
285 | `include "siudmu/dmu_siu_chkr.v" | |
286 | `include "niusiu/niu_siu_chkr.v" | |
287 | `include "siu/siu_wb_chkr.v" | |
288 | `include "ncusiu/ncu_siu_chkr.v" | |
289 | `include "l2siu/l2_siu_chkr.v" | |
290 | `else | |
291 | `include "siudmu/dmu_siu_chkr.v" | |
292 | `include "niusiu/niu_siu_chkr.v" | |
293 | `include "siu/siu_wb_chkr.v" | |
294 | `include "ncusiu/ncu_siu_chkr.v" | |
295 | `include "l2siu/l2_siu_chkr.v" | |
296 | `include "siudmu/dmu_siu_ras_chkr.v" | |
297 | `include "niusiu/niu_siu_ras_chkr.v" | |
298 | `include "ncusiu/ncu_siu_ras_chkr.v" | |
299 | `include "l2siu/l2_siu_ras_chkr.v" | |
300 | `endif // !`ifdef SIU_RANDOM | |
301 | `endif // `ifdef SIU | |
302 | `endif // !`ifdef IOS | |
303 | `endif // !`ifdef FC_BENCH | |
304 | `endif // `ifndef FC_SCAN_BENCH | |
305 | ||
306 | //--------- | |
307 | `ifndef FC_SCAN_BENCH | |
308 | `ifdef FC_BENCH | |
309 | `else | |
310 | `ifdef IOS | |
311 | `else | |
312 | `ifdef NCU | |
313 | //--------- | |
314 | // | |
315 | // NCU Interface checker | |
316 | `include "ncu/ncu_ccx_chkr.v" | |
317 | `include "ncu/ncu_efu_chkr.v" | |
318 | `include "ncu/ncu_io_chkr.v" | |
319 | `include "ncu/ncu_niu_chkr.v" | |
320 | `include "ncu/ncu_tcu_chkr.v" | |
321 | `include "ncu/ncu_pio_chkr.v" | |
322 | `include "ncu/ncu_chkr_inst.v" | |
323 | `include "ncu/ncu_rtl_chkr.v" | |
324 | `endif // `ifdef NCU | |
325 | `endif // !`ifdef IOS | |
326 | `endif // !`ifdef FC_BENCH | |
327 | `endif // `ifndef FC_SCAN_BENCH | |
328 | ||
329 | ||
330 | //--------- | |
331 | `ifdef IOS | |
332 | `else | |
333 | `ifdef DBP_SAT | |
334 | //--------- | |
335 | // | |
336 | `include "dbp/dbp_chkr_inst.v" | |
337 | `include "dbp/dbp_dmu_chkr.v" | |
338 | `include "dbp/dbp_mio_chkr.v" | |
339 | `include "dbp/dbp_niu_chkr.v" | |
340 | `endif // `ifdef DBP_SAT | |
341 | `endif // !`ifdef IOS | |
342 | ||
343 | ||
344 | ||
345 | ||
346 | ||
347 | ||
348 | ||
349 | ||
350 | //--------- | |
351 | `ifndef FC_SCAN_BENCH | |
352 | `ifdef FC_BENCH | |
353 | `else | |
354 | `ifdef IOS | |
355 | `else | |
356 | `ifdef TCU | |
357 | //--------- | |
358 | // | |
359 | // TCU Interface checker | |
360 | `include "tcu/tcu_mio_chkr.v" | |
361 | `include "tcu/ccu_chkr.v" | |
362 | `include "tcu/ccu_testmodes_chkr.v" | |
363 | `include "tcu/rst_chkr.v" | |
364 | `include "tcu/tcu_chkr.v" | |
365 | `include "tcu/efu_io_chkr.v" | |
366 | `include "tcu/tcu_io_chkr.v" | |
367 | //`include "tcu/efu_ncu_chkr.v" | |
368 | //`include "tcu/efu_tcu_chkr.v" | |
369 | `include "tcu/warm_rst_protect_chkr.v" | |
370 | `endif // `ifdef TCU | |
371 | `endif // !`ifdef IOS | |
372 | `endif // !`ifdef FC_BENCH | |
373 | `endif // `ifndef FC_SCAN_BENCH | |
374 | ||
375 | //--------- | |
376 | `ifdef FGU | |
377 | //--------- | |
378 | // | |
379 | // FGU Interface checker | |
380 | `include "fgu/fgu_checkers.v" | |
381 | ||
382 | `endif | |
383 | ||
384 | //--------- | |
385 | `ifdef SPU_CRC | |
386 | //--------- | |
387 | // | |
388 | // SPU_CRC Interface checker | |
389 | `include "spu_crc/spu_crc_checkers.v" | |
390 | ||
391 | `endif | |
392 | ||
393 | //--------- | |
394 | `ifndef FC_SCAN_BENCH | |
395 | `ifdef FC_BENCH | |
396 | //--------- | |
397 | // | |
398 | ||
399 | // TLU checkers | |
400 | // With ZIN_CORE_SUBSET you get checkers for cases that | |
401 | // have Riesling follow-me : Async interrupts, errors | |
402 | // etc. | |
403 | `ifdef ZIN_USE_CORE_CHECKERS | |
404 | `include "tlu/tlu_0in_intf.v" | |
405 | `include "tlu/tlu_0in_trap_priority.v" | |
406 | `include "tlu/tlu_0in_disrupting.v" | |
407 | `include "tlu/tlu_0in_ras.v" | |
408 | `include "lsu/lsu_0in_intf.v" | |
409 | `include "ras/tlu_dsfsr_chkr.v" | |
410 | `ifndef TO_1_0_VECTORS | |
411 | `include "tlu/tlu_0in_halt.v" | |
412 | `endif // TO_1_0_VECTORS | |
413 | `endif // `ifdef ZIN_USE_CORE_CHECKERS | |
414 | ||
415 | // NCU Cross-thread interrupt checker | |
416 | `include "ncu/ncu_cxint_chkr.v" | |
417 | `include "ncu/ncu_ccx_chkr.v" | |
418 | `include "ncu/ncu_efu_chkr.v" | |
419 | `include "ncu/ncu_io_chkr.v" | |
420 | `include "ncu/ncu_niu_chkr.v" | |
421 | `include "ncu/ncu_tcu_chkr.v" | |
422 | `include "ncu/ncu_pio_chkr.v" | |
423 | `include "ncu/ncu_chkr_inst.v" | |
424 | `include "ncu/ncu_rtl_chkr.v" | |
425 | ||
426 | //L2 and MCU Interface checkers | |
427 | `include "l2/l2_mcu_intf_chkr.v" | |
428 | `include "l2tcpx/l2t_cpx_checker.v" | |
429 | `include "pcxl2t/pcx_l2t_checker.v" | |
430 | `include "l2/l2_mh_chkr.v" | |
431 | `include "l2/l2_inline.v" | |
432 | `include "mcu/mcul2_intf_chkr.v" | |
433 | ||
434 | //IOS checkers | |
435 | `include "ios_ras/ios_ras_chkr.v" | |
436 | `include "siudmu/dmu_siu_chkr.v" | |
437 | `include "niusiu/niu_siu_chkr.v" | |
438 | `include "siu/siu_wb_chkr.v" | |
439 | `include "ncusiu/ncu_siu_chkr.v" | |
440 | `include "l2siu/l2_siu_chkr.v" | |
441 | `include "dmuncu/dmu_ncu_chkr.v" | |
442 | `include "siudmu/dmu_siu_ras_chkr.v" | |
443 | `include "niusiu/niu_siu_ras_chkr.v" | |
444 | `include "ncusiu/ncu_siu_ras_chkr.v" | |
445 | `include "l2siu/l2_siu_ras_chkr.v" | |
446 | ||
447 | // Add All SOC Checkers here | |
448 | `include "dmu/jdia_checkers.v" | |
449 | `include "dmu/tiia_checkers.v" | |
450 | `include "tcu/rst_chkr.v" | |
451 | `include "tcu/tcu_io_chkr.v" | |
452 | `include "tcu/warm_rst_protect_chkr.v" | |
453 | `include "tcu/red_reg_chkr.v" | |
454 | `include "ncu/ncu_xir_chkr.v" | |
455 | `include "ncu/niu_ncu_intr_chkr.v" | |
456 | ||
457 | // CCX driven checkers | |
458 | `ifdef X_GUARD | |
459 | `include "ccx/ccx_0in_checkers.v" | |
460 | `endif | |
461 | ||
462 | ||
463 | `endif // `ifdef FC_BENCH | |
464 | `endif // `ifndef FC_SCAN_BENCH | |
465 | ||
466 | ||
467 | //--------- | |
468 | `ifdef DMC | |
469 | //--------- | |
470 | // | |
471 | // DSN-DMC interface checker (from Fire) | |
472 | `include "dmu/jdia_checkers.v" | |
473 | // DMC-ILU interface checker (from Fire) | |
474 | `include "dmu/tiia_checkers.v" | |
475 | // DSN-NCU interface checkers | |
476 | `include "dmuncu/dmu_ncu_chkr.v" | |
477 | // DSN-SIU interface checker | |
478 | `include "siudmu/dmu_siu_chkr.v" | |
479 | ||
480 | `endif // `ifdef DMC | |
481 | ||
482 | ||
483 | //--------- | |
484 | `ifdef DSN | |
485 | //--------- | |
486 | // | |
487 | // DSN-DMC interface checker | |
488 | `include "dmu/jdia_checkers.v" | |
489 | // DSN-NCU interface checkers | |
490 | `include "dmuncu/dmu_ncu_chkr.v" | |
491 | // DSN-SIU interface checker | |
492 | `include "siudmu/dmu_siu_chkr.v" | |
493 | ||
494 | `endif // `ifdef DSN | |
495 | ||
496 | ||
497 | //--------- | |
498 | `ifdef L2 | |
499 | //--------- | |
500 | // | |
501 | // l2 checkers | |
502 | `include "l2/l2_mh_chkr.v" | |
503 | `include "l2/l2_inline.v" | |
504 | `include "l2/l2_mcu_intf_chkr.v" | |
505 | `include "l2tcpx/l2t_cpx_checker.v" | |
506 | `include "pcxl2t/pcx_l2t_checker.v" | |
507 | //`include "l2siu/l2_siu_chkr.v" | |
508 | `endif // `ifdef L2 | |
509 | ||
510 | ||
511 | ||
512 | //------------ | |
513 | `ifdef IOMMU | |
514 | //------------ | |
515 | // | |
516 | `include "iommu/iommu_if_checkers.v" | |
517 | `endif | |
518 | ||
519 | //--------- | |
520 | `ifndef FC_SCAN_BENCH | |
521 | `ifdef FC_BENCH | |
522 | `else | |
523 | `ifdef IOS | |
524 | `else | |
525 | `ifdef N2_NIU | |
526 | //--------- | |
527 | // | |
528 | //`include "niusiu/niu_siu_chkr.v" | |
529 | //`include "ncuniu/ncu_niu_chkr.v" | |
530 | `endif // `ifdef N2_NIU | |
531 | `endif // !`ifdef IOS | |
532 | `endif // !`ifdef FC_BENCH | |
533 | `endif // `ifndef FC_SCAN_BENCH | |
534 | ||
535 | ||
536 | //------------ | |
537 | `ifndef FC_SCAN_BENCH | |
538 | `ifdef FC_BENCH | |
539 | `include "ilupeu/ilu_peu_checkers.v" | |
540 | // - probes Unencrypted peu rtl `include "ilupeu/ilu_peu_debug_checkers.v" | |
541 | ||
542 | `else | |
543 | `ifdef IOS | |
544 | `else | |
545 | `ifdef PEU | |
546 | //------------ | |
547 | // peu | |
548 | `include "ilupeu/ilu_peu_checkers.v" | |
549 | `include "ilupeu/ilu_peu_debug_checkers.v" | |
550 | // dmu-ilu | |
551 | `include "dmu/tiia_checkers.v" | |
552 | `endif // `ifdef PEU | |
553 | `endif // !`ifdef IOS | |
554 | `endif // !`ifdef FC_BENCH | |
555 | `endif // `ifndef FC_SCAN_BENCH | |
556 | ||
557 | ||
558 | ||
559 | // ------------------------------ | |
560 | // FC_SCAN_BENCH here | |
561 | // ------------------------------ | |
562 | ||
563 | //------------ | |
564 | `ifdef MFG_SCAN | |
565 | // 0in exclude_checker -name * | |
566 | // 0in exclude_checker -type * | |
567 | // 0 in include_checker -group clusterHeaderScan | |
568 | // `include "dft/clusterHeaderScan_0in.v" | |
569 | `endif | |
570 | //------------ | |
571 | ||
572 | //------------ | |
573 | `ifdef JTAG_SCAN | |
574 | // 0in exclude_checker -name * | |
575 | // 0in exclude_checker -type * | |
576 | // 0 in include_checker -group clusterHeaderScan | |
577 | // `include "dft/clusterHeaderScan_0in.v" | |
578 | `endif | |
579 | //------------ | |
580 | ||
581 | //------------ | |
582 | `ifdef FC_SCAN_RESET | |
583 | // 0in exclude_checker -name * | |
584 | // 0in exclude_checker -type * | |
585 | // 0in include_checker -group rst_chkr | |
586 | // 0in include_checker -group red_reg_chkr | |
587 | `include "tcu/red_reg_chkr.v" | |
588 | `include "tcu/rst_chkr.v" | |
589 | `include "tcu/warm_rst_protect_chkr.v" | |
590 | `endif | |
591 | //---------- | |
592 | ||
593 | //------------ | |
594 | `ifndef TO_1_0_VECTORS | |
595 | `ifdef FC_MBIST | |
596 | // 0in exclude_checker -name * | |
597 | // 0in exclude_checker -type * | |
598 | // 0in include_checker -group mbist_mode | |
599 | // 0in disable_checker ~`TCU.mbist_ctl.tcu_mb_start[47:0] -name * | |
600 | `endif | |
601 | `endif // TO_1_0_VECTORS | |
602 | //------------ | |
603 |