* ========== Copyright Header Begin ==========================================
* OpenSPARC T2 Processor File: isa3_mmu_htw_0.s
* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
* For the avoidance of doubt, and except that if any non-GPL license
* choice is available it will apply instead, Sun elects to use only
* the General Public License version 2 (GPLv2) at this time for any
* software where a choice of GPL license versions is made
* available with the language indicating that GPLv2 or any later version
* may be used, or where a choice of which version of the GPL is applied is
* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
* CA 95054 USA or visit www.sun.com if you need additional information or
* ========== Copyright Header End ============================================
#define PART_0_BASE 0x0000000000
#define PART_1_BASE 0x0000000000
#define PART_2_BASE 0x0000000000
#define PART_3_BASE 0x0000000000
#define PART_4_BASE 0x0000000000
#define PART_5_BASE 0x0000000000
#define PART_6_BASE 0x0000000000
#define PART_7_BASE 0x0000000000
!!! Note: RANOTPA is 0 (default)
#define PART0_Z_RANOTPA_0 0
#define PART0_Z_RANOTPA_1 0
#define PART0_Z_RANOTPA_2 0
#define PART0_Z_RANOTPA_3 0
#define PART0_NZ_RANOTPA_0 0
#define PART0_NZ_RANOTPA_1 0
#define PART0_NZ_RANOTPA_2 0
#define PART0_NZ_RANOTPA_3 0
/************************************************************************
************************************************************************/
! ! Set translation for miss handler
! ! Zero out lower 13 bits
! ! Write it to itlb_tag_access register
! stxa %i0, [%i1 + %g0] 0x50
! ! Create tte_data in %i2
! ! Field V NFO L PA IE E CP P W Size
! ! Bit 63 62 61 39:13 12 11 10 8 6 2:0
! ! First set valid and locked bits
! setx 0xA000000000000000, %l1, %i2
! setx 0x000000FFFFFFE000, %l1, %i5
! ! Write it to itlb_data_in register
! ! ASI 0x54, address with bit 10 set (for sun4v)
! stxa %i2, [%i3 + %g0] 0x54
!! Assume context of 0 for now
!! Zero out lower 13 bits
!! Write it to itlb_tag_access register
!stxa %i0, [%i1 + %g0] 0x50
!! Create tte_data in %i2
!! Field V NFO L PA IE E CP P W Size
!! Bit 63 62 61 39:13 12 11 10 8 6 2:0
!setx 0x8000000000000000, %l1, %i2
!setx 0x000000FFFFFFE000, %l1, %i5
!! Write it to itlb_data_in register
!! ASI 0x54, address with bit 10 set (for sun4v)
!stxa %i2, [%i3 + %g0] 0x54
!! Now activate translation
!! Reset HPSTATE.ENB (bit 11)
!! Set lsu_control_reg.im (bit 2 in ASI 0x45, VA 0x0)
!stxa %i6, [%g0 + %g0] 0x45
! Fetch and execute some stuff...
EXIT_GOOD /* test finish */
/************************************************************************
************************************************************************/