// ========== Copyright Header Begin ========================================== // // OpenSPARC T2 Processor File: Fc_MT.diaglist // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved // 4150 Network Circle, Santa Clara, California 95054, U.S.A. // // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. // // This program is free software; you can redistribute it and/or modify // it under the terms of the GNU General Public License as published by // the Free Software Foundation; version 2 of the License. // // This program is distributed in the hope that it will be useful, // but WITHOUT ANY WARRANTY; without even the implied warranty of // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the // GNU General Public License for more details. // // You should have received a copy of the GNU General Public License // along with this program; if not, write to the Free Software // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA // // For the avoidance of doubt, and except that if any non-GPL license // choice is available it will apply instead, Sun elects to use only // the General Public License version 2 (GPLv2) at this time for any // software where a choice of GPL license versions is made // available with the language indicating that GPLv2 or any later version // may be used, or where a choice of which version of the GPL is applied is // otherwise unspecified. // // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, // CA 95054 USA or visit www.sun.com if you need additional information or // have any questions. // // ========== Copyright Header End ============================================ // **************************************************************************** // 10G -> MAC0 -> NIU Tx + Rx. // **************************************************************************** Fc_MT_NIUTx_NIURx mt_template.s // **************************************************************************** // 10G -> MAC0 -> NIU Tx + PEU PCIeDMAWr // **************************************************************************** Fc_MT_NIUTx_PEUDMAWr mt_template.s // **************************************************************************** // 10G -> MAC0 -> NIU Tx + NIU Rx + Memory. // **************************************************************************** // // // // // // // // // // // // // // // // // Fc_MT_NIUTx_NIURx_Mem mt_template.s // // // // // // // // // // // // // // // // **************************************************************************** // 10G -> MAC0 -> NIU Tx + Rx. // **************************************************************************** //#ifndef NIU_SYSTEMC_T2 Fc_MT_NIUTx_NIURx_rand txrxrand_1.s -midas_args=-DRXMAC_PKTCNT=0x60 -vcs_run_args=+RXMAC_PKTCNT=96 Fc_MT_NIU_wrm txrxrand_wrm.s -midas_args=-DRXMAC_PKTCNT=0x30 -vcs_run_args=+RXMAC_PKTCNT=48 Fc_MT_NIU_wrm_macp txrxrand_wrm_macp.s -midas_args=-DRXMAC_PKTCNT=0x30 -vcs_run_args=+RXMAC_PKTCNT=48 //#endif