Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: dmu_cru_csr_dmc_dbg_sel_a_reg.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | module dmu_cru_csr_dmc_dbg_sel_a_reg | |
36 | ( | |
37 | clk, | |
38 | rst_l, | |
39 | dmc_dbg_sel_a_reg_w_ld, | |
40 | csrbus_wr_data, | |
41 | dmc_dbg_sel_a_reg_csrbus_read_data, | |
42 | dmc_dbg_sel_a_reg_block_sel_hw_read, | |
43 | dmc_dbg_sel_a_reg_sub_sel_hw_read, | |
44 | dmc_dbg_sel_a_reg_signal_sel_hw_read | |
45 | ); | |
46 | ||
47 | //==================================================================== | |
48 | // Polarity declarations | |
49 | //==================================================================== | |
50 | input clk; // Clock | |
51 | input rst_l; // Reset signal | |
52 | input dmc_dbg_sel_a_reg_w_ld; // SW load bus | |
53 | input [`FIRE_CSRBUS_DATA_WIDTH-1:0] csrbus_wr_data; // SW write data | |
54 | output [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_WIDTH-1:0] dmc_dbg_sel_a_reg_csrbus_read_data; | |
55 | // SW read data | |
56 | output [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_BLOCK_SEL_INT_SLC] dmc_dbg_sel_a_reg_block_sel_hw_read; | |
57 | // This signal provides the current value of dmc_dbg_sel_a_reg_block_sel. | |
58 | output [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_SUB_SEL_INT_SLC] dmc_dbg_sel_a_reg_sub_sel_hw_read; | |
59 | // This signal provides the current value of dmc_dbg_sel_a_reg_sub_sel. | |
60 | output [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_SIGNAL_SEL_INT_SLC] dmc_dbg_sel_a_reg_signal_sel_hw_read; | |
61 | // This signal provides the current value of dmc_dbg_sel_a_reg_signal_sel. | |
62 | ||
63 | //==================================================================== | |
64 | // Type declarations | |
65 | //==================================================================== | |
66 | wire clk; // Clock | |
67 | wire rst_l; // Reset signal | |
68 | wire dmc_dbg_sel_a_reg_w_ld; // SW load bus | |
69 | wire [`FIRE_CSRBUS_DATA_WIDTH-1:0] csrbus_wr_data; // SW write data | |
70 | wire [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_WIDTH-1:0] dmc_dbg_sel_a_reg_csrbus_read_data; | |
71 | // SW read data | |
72 | wire [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_BLOCK_SEL_INT_SLC] dmc_dbg_sel_a_reg_block_sel_hw_read; | |
73 | // This signal provides the current value of dmc_dbg_sel_a_reg_block_sel. | |
74 | wire [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_SUB_SEL_INT_SLC] dmc_dbg_sel_a_reg_sub_sel_hw_read; | |
75 | // This signal provides the current value of dmc_dbg_sel_a_reg_sub_sel. | |
76 | wire [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_SIGNAL_SEL_INT_SLC] dmc_dbg_sel_a_reg_signal_sel_hw_read; | |
77 | // This signal provides the current value of dmc_dbg_sel_a_reg_signal_sel. | |
78 | ||
79 | //==================================================================== | |
80 | // Logic | |
81 | //==================================================================== | |
82 | ||
83 | // synopsys translate_off | |
84 | // verilint 123 off | |
85 | // verilint 498 off | |
86 | reg omni_ld; | |
87 | reg [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_WIDTH-1:0] omni_data; | |
88 | ||
89 | // vlint flag_unsynthesizable_initial off | |
90 | initial | |
91 | begin | |
92 | omni_ld = 1'b0; | |
93 | omni_data = `FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_WIDTH'b0; | |
94 | end// vlint flag_unsynthesizable_initial on | |
95 | ||
96 | // verilint 123 on | |
97 | // verilint 498 on | |
98 | // synopsys translate_on | |
99 | ||
100 | //----- Hardware Data Out Mux Assignments | |
101 | assign dmc_dbg_sel_a_reg_block_sel_hw_read= | |
102 | dmc_dbg_sel_a_reg_csrbus_read_data | |
103 | [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_BLOCK_SEL_SLC]; | |
104 | assign dmc_dbg_sel_a_reg_sub_sel_hw_read= | |
105 | dmc_dbg_sel_a_reg_csrbus_read_data | |
106 | [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_SUB_SEL_SLC]; | |
107 | assign dmc_dbg_sel_a_reg_signal_sel_hw_read= | |
108 | dmc_dbg_sel_a_reg_csrbus_read_data | |
109 | [`FIRE_DLC_CRU_CSR_DMC_DBG_SEL_A_REG_SIGNAL_SEL_SLC]; | |
110 | ||
111 | //==================================================================== | |
112 | // Instantiation of entries | |
113 | //==================================================================== | |
114 | ||
115 | //----- Entry 0 | |
116 | dmu_cru_csr_dmc_dbg_sel_a_reg_entry dmc_dbg_sel_a_reg_0 | |
117 | ( | |
118 | // synopsys translate_off | |
119 | .omni_ld (omni_ld), | |
120 | .omni_data (omni_data), | |
121 | // synopsys translate_on | |
122 | .clk (clk), | |
123 | .rst_l (rst_l), | |
124 | .w_ld (dmc_dbg_sel_a_reg_w_ld), | |
125 | .csrbus_wr_data (csrbus_wr_data), | |
126 | .dmc_dbg_sel_a_reg_csrbus_read_data (dmc_dbg_sel_a_reg_csrbus_read_data) | |
127 | ); | |
128 | ||
129 | endmodule // dmu_cru_csr_dmc_dbg_sel_a_reg |