Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: dmu_cru_stage_mux_only.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | module dmu_cru_stage_mux_only | |
36 | ( | |
37 | clk, | |
38 | read_data_0, | |
39 | dmc_dbg_sel_a_reg_select_pulse, | |
40 | dmc_dbg_sel_a_reg_select_pulse_out, | |
41 | dmc_dbg_sel_b_reg_select_pulse, | |
42 | dmc_dbg_sel_b_reg_select_pulse_out, | |
43 | dmc_pcie_cfg_select_pulse, | |
44 | dmc_pcie_cfg_select_pulse_out, | |
45 | daemon_csrbus_wr_in, | |
46 | daemon_csrbus_wr_out, | |
47 | daemon_csrbus_wr_data_in, | |
48 | daemon_csrbus_wr_data_out, | |
49 | read_data_0_out, | |
50 | rst_l, | |
51 | rst_l_out | |
52 | ); | |
53 | ||
54 | //==================================================== | |
55 | // Polarity declarations | |
56 | //==================================================== | |
57 | input clk; // Clock signal | |
58 | input [`FIRE_CSRBUS_DATA_WIDTH - 1:0] read_data_0; // Read Data | |
59 | input dmc_dbg_sel_a_reg_select_pulse; // select | |
60 | output dmc_dbg_sel_a_reg_select_pulse_out; // select | |
61 | input dmc_dbg_sel_b_reg_select_pulse; // select | |
62 | output dmc_dbg_sel_b_reg_select_pulse_out; // select | |
63 | input dmc_pcie_cfg_select_pulse; // select | |
64 | output dmc_pcie_cfg_select_pulse_out; // select | |
65 | input daemon_csrbus_wr_in; // csrbus_wr | |
66 | output daemon_csrbus_wr_out; // csrbus_wr | |
67 | input [`FIRE_CSRBUS_DATA_WIDTH-1:0] daemon_csrbus_wr_data_in; // SW write data | |
68 | output [`FIRE_CSRBUS_DATA_WIDTH-1:0] daemon_csrbus_wr_data_out; // SW write | |
69 | // data | |
70 | output [`FIRE_CSRBUS_DATA_WIDTH - 1:0] read_data_0_out; // Read Data | |
71 | input rst_l; // HW reset | |
72 | output rst_l_out; // HW reset | |
73 | ||
74 | //==================================================== | |
75 | // Type declarations | |
76 | //==================================================== | |
77 | wire clk; // Clock signal | |
78 | wire [`FIRE_CSRBUS_DATA_WIDTH - 1:0] read_data_0; // Read Data | |
79 | wire dmc_dbg_sel_a_reg_select_pulse; // select | |
80 | wire dmc_dbg_sel_a_reg_select_pulse_out; // select | |
81 | wire dmc_dbg_sel_b_reg_select_pulse; // select | |
82 | wire dmc_dbg_sel_b_reg_select_pulse_out; // select | |
83 | wire dmc_pcie_cfg_select_pulse; // select | |
84 | wire dmc_pcie_cfg_select_pulse_out; // select | |
85 | wire daemon_csrbus_wr_in; // csrbus_wr | |
86 | wire daemon_csrbus_wr_out; // csrbus_wr | |
87 | wire [`FIRE_CSRBUS_DATA_WIDTH-1:0] daemon_csrbus_wr_data_in; // SW write data | |
88 | wire [`FIRE_CSRBUS_DATA_WIDTH-1:0] daemon_csrbus_wr_data_out; // SW write data | |
89 | wire [`FIRE_CSRBUS_DATA_WIDTH - 1:0] read_data_0_out; // Read Data | |
90 | wire rst_l; // HW reset | |
91 | wire rst_l_out; // HW reset | |
92 | ||
93 | ||
94 | //==================================================== | |
95 | // Assignments only | |
96 | //==================================================== | |
97 | assign dmc_dbg_sel_a_reg_select_pulse_out = dmc_dbg_sel_a_reg_select_pulse; | |
98 | assign dmc_dbg_sel_b_reg_select_pulse_out = dmc_dbg_sel_b_reg_select_pulse; | |
99 | assign dmc_pcie_cfg_select_pulse_out = dmc_pcie_cfg_select_pulse; | |
100 | assign rst_l_out = rst_l; | |
101 | assign daemon_csrbus_wr_out = daemon_csrbus_wr_in; | |
102 | assign daemon_csrbus_wr_data_out = daemon_csrbus_wr_data_in; | |
103 | ||
104 | ||
105 | //===================================================== | |
106 | // OUTPUT: read_data_out | |
107 | //===================================================== | |
108 | dmu_cru_csrpipe_5 dmu_cru_csrpipe_5_inst_1 | |
109 | ( | |
110 | .clk (clk), | |
111 | .rst_l (rst_l), | |
112 | .reg_in (1'b0), | |
113 | .reg_out (1'b0), | |
114 | .data0 (read_data_0), | |
115 | .sel0 (1'b1), | |
116 | .data1 (64'b0), | |
117 | .sel1 (1'b1), | |
118 | .data2 (64'b0), | |
119 | .sel2 (1'b1), | |
120 | .data3 (64'b0), | |
121 | .sel3 (1'b1), | |
122 | .data4 (64'b0), | |
123 | .sel4 (1'b1), | |
124 | .out (read_data_0_out) | |
125 | ); | |
126 | ||
127 | endmodule // dmu_cru_stage_mux_only |