Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: dmu_mmu_irb.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | module dmu_mmu_irb | |
36 | ( | |
37 | rm2mm_rcd, // rmu srm record | |
38 | rm2mm_rcd_enq, // rmu srm record enqueue | |
39 | qcb2irb_full, // cmu isr queue full | |
40 | mm2rm_rcd_full, // rmu srm queue full | |
41 | irb2qcb_enq, // qcb enqueue | |
42 | irb2rdq_rcd, // rdq rdr record | |
43 | irb2vaq_rcd // vaq var record | |
44 | ); | |
45 | ||
46 | // ---------------------------------------------------------------------------- | |
47 | // Ports | |
48 | // ---------------------------------------------------------------------------- | |
49 | input [`FIRE_DLC_SRM_BITS] rm2mm_rcd; | |
50 | input rm2mm_rcd_enq; | |
51 | input qcb2irb_full; | |
52 | ||
53 | output mm2rm_rcd_full; | |
54 | output irb2qcb_enq; | |
55 | output [`FIRE_DLC_MMU_RDR_BITS] irb2rdq_rcd; | |
56 | output [`FIRE_DLC_MMU_VAR_BITS] irb2vaq_rcd; | |
57 | ||
58 | // ---------------------------------------------------------------------------- | |
59 | // Variables | |
60 | // ---------------------------------------------------------------------------- | |
61 | wire mm2rm_rcd_full; | |
62 | wire irb2qcb_enq; | |
63 | wire [`FIRE_DLC_MMU_RDR_BITS] irb2rdq_rcd; | |
64 | wire [`FIRE_DLC_MMU_VAR_BITS] irb2vaq_rcd; | |
65 | ||
66 | // ---------------------------------------------------------------------------- | |
67 | // Combinational | |
68 | // ---------------------------------------------------------------------------- | |
69 | assign mm2rm_rcd_full = qcb2irb_full; | |
70 | assign irb2qcb_enq = rm2mm_rcd_enq; | |
71 | ||
72 | assign irb2rdq_rcd[`FIRE_DLC_MMU_RDR_STAG_BITS] = rm2mm_rcd[`FIRE_DLC_SRM_SBDTAG_BITS]; | |
73 | assign irb2rdq_rcd[`FIRE_DLC_MMU_RDR_DPTR_BITS] = rm2mm_rcd[`FIRE_DLC_SRM_DPTR_BITS]; | |
74 | assign irb2rdq_rcd[`FIRE_DLC_MMU_RDR_DWBE_BITS] = rm2mm_rcd[`FIRE_DLC_SRM_DWBE_BITS]; | |
75 | assign irb2rdq_rcd[`FIRE_DLC_MMU_RDR_LGTH_BITS] = rm2mm_rcd[`FIRE_DLC_SRM_LEN_BITS]; | |
76 | ||
77 | assign irb2vaq_rcd[`FIRE_DLC_MMU_VAR_ADDR_BITS] = rm2mm_rcd[`FIRE_DLC_SRM_ADDR_BITS]; | |
78 | assign irb2vaq_rcd[`FIRE_DLC_MMU_VAR_RQID_BITS] = rm2mm_rcd[`FIRE_DLC_SRM_REQID_BITS]; | |
79 | assign irb2vaq_rcd[`FIRE_DLC_MMU_VAR_TYPE_BITS] = rm2mm_rcd[`FIRE_DLC_SRM_TYPE_BITS]; | |
80 | ||
81 | endmodule // dmu_mmu_irb |