Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / design / sys / iop / efu / rtl / efu_spare_ctl_macro__num_2.v
CommitLineData
86530b38
AT
1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: efu_spare_ctl_macro__num_2.v
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35module efu_spare_ctl_macro__num_2 (
36 l1clk,
37 scan_in,
38 siclk,
39 soclk,
40 scan_out);
41wire si_0;
42wire so_0;
43wire spare0_flop_unused;
44wire spare0_buf_32x_unused;
45wire spare0_nand3_8x_unused;
46wire spare0_inv_8x_unused;
47wire spare0_aoi22_4x_unused;
48wire spare0_buf_8x_unused;
49wire spare0_oai22_4x_unused;
50wire spare0_inv_16x_unused;
51wire spare0_nand2_16x_unused;
52wire spare0_nor3_4x_unused;
53wire spare0_nand2_8x_unused;
54wire spare0_buf_16x_unused;
55wire spare0_nor2_16x_unused;
56wire spare0_inv_32x_unused;
57wire si_1;
58wire so_1;
59wire spare1_flop_unused;
60wire spare1_buf_32x_unused;
61wire spare1_nand3_8x_unused;
62wire spare1_inv_8x_unused;
63wire spare1_aoi22_4x_unused;
64wire spare1_buf_8x_unused;
65wire spare1_oai22_4x_unused;
66wire spare1_inv_16x_unused;
67wire spare1_nand2_16x_unused;
68wire spare1_nor3_4x_unused;
69wire spare1_nand2_8x_unused;
70wire spare1_buf_16x_unused;
71wire spare1_nor2_16x_unused;
72wire spare1_inv_32x_unused;
73
74
75input l1clk;
76input scan_in;
77input siclk;
78input soclk;
79output scan_out;
80
81cl_sc1_msff_8x spare0_flop (.l1clk(l1clk),
82 .siclk(siclk),
83 .soclk(soclk),
84 .si(si_0),
85 .so(so_0),
86 .d(1'b0),
87 .q(spare0_flop_unused));
88assign si_0 = scan_in;
89
90cl_u1_buf_32x spare0_buf_32x (.in(1'b1),
91 .out(spare0_buf_32x_unused));
92cl_u1_nand3_8x spare0_nand3_8x (.in0(1'b1),
93 .in1(1'b1),
94 .in2(1'b1),
95 .out(spare0_nand3_8x_unused));
96cl_u1_inv_8x spare0_inv_8x (.in(1'b1),
97 .out(spare0_inv_8x_unused));
98cl_u1_aoi22_4x spare0_aoi22_4x (.in00(1'b1),
99 .in01(1'b1),
100 .in10(1'b1),
101 .in11(1'b1),
102 .out(spare0_aoi22_4x_unused));
103cl_u1_buf_8x spare0_buf_8x (.in(1'b1),
104 .out(spare0_buf_8x_unused));
105cl_u1_oai22_4x spare0_oai22_4x (.in00(1'b1),
106 .in01(1'b1),
107 .in10(1'b1),
108 .in11(1'b1),
109 .out(spare0_oai22_4x_unused));
110cl_u1_inv_16x spare0_inv_16x (.in(1'b1),
111 .out(spare0_inv_16x_unused));
112cl_u1_nand2_16x spare0_nand2_16x (.in0(1'b1),
113 .in1(1'b1),
114 .out(spare0_nand2_16x_unused));
115cl_u1_nor3_4x spare0_nor3_4x (.in0(1'b0),
116 .in1(1'b0),
117 .in2(1'b0),
118 .out(spare0_nor3_4x_unused));
119cl_u1_nand2_8x spare0_nand2_8x (.in0(1'b1),
120 .in1(1'b1),
121 .out(spare0_nand2_8x_unused));
122cl_u1_buf_16x spare0_buf_16x (.in(1'b1),
123 .out(spare0_buf_16x_unused));
124cl_u1_nor2_16x spare0_nor2_16x (.in0(1'b0),
125 .in1(1'b0),
126 .out(spare0_nor2_16x_unused));
127cl_u1_inv_32x spare0_inv_32x (.in(1'b1),
128 .out(spare0_inv_32x_unused));
129
130cl_sc1_msff_8x spare1_flop (.l1clk(l1clk),
131 .siclk(siclk),
132 .soclk(soclk),
133 .si(si_1),
134 .so(so_1),
135 .d(1'b0),
136 .q(spare1_flop_unused));
137assign si_1 = so_0;
138
139cl_u1_buf_32x spare1_buf_32x (.in(1'b1),
140 .out(spare1_buf_32x_unused));
141cl_u1_nand3_8x spare1_nand3_8x (.in0(1'b1),
142 .in1(1'b1),
143 .in2(1'b1),
144 .out(spare1_nand3_8x_unused));
145cl_u1_inv_8x spare1_inv_8x (.in(1'b1),
146 .out(spare1_inv_8x_unused));
147cl_u1_aoi22_4x spare1_aoi22_4x (.in00(1'b1),
148 .in01(1'b1),
149 .in10(1'b1),
150 .in11(1'b1),
151 .out(spare1_aoi22_4x_unused));
152cl_u1_buf_8x spare1_buf_8x (.in(1'b1),
153 .out(spare1_buf_8x_unused));
154cl_u1_oai22_4x spare1_oai22_4x (.in00(1'b1),
155 .in01(1'b1),
156 .in10(1'b1),
157 .in11(1'b1),
158 .out(spare1_oai22_4x_unused));
159cl_u1_inv_16x spare1_inv_16x (.in(1'b1),
160 .out(spare1_inv_16x_unused));
161cl_u1_nand2_16x spare1_nand2_16x (.in0(1'b1),
162 .in1(1'b1),
163 .out(spare1_nand2_16x_unused));
164cl_u1_nor3_4x spare1_nor3_4x (.in0(1'b0),
165 .in1(1'b0),
166 .in2(1'b0),
167 .out(spare1_nor3_4x_unused));
168cl_u1_nand2_8x spare1_nand2_8x (.in0(1'b1),
169 .in1(1'b1),
170 .out(spare1_nand2_8x_unused));
171cl_u1_buf_16x spare1_buf_16x (.in(1'b1),
172 .out(spare1_buf_16x_unused));
173cl_u1_nor2_16x spare1_nor2_16x (.in0(1'b0),
174 .in1(1'b0),
175 .out(spare1_nor2_16x_unused));
176cl_u1_inv_32x spare1_inv_32x (.in(1'b1),
177 .out(spare1_inv_32x_unused));
178assign scan_out = so_1;
179
180
181
182endmodule
183