Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: mcu_nibcor_dp.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | module mcu_nibcor_dp ( | |
36 | diffecc2_nz, | |
37 | diff_ecc2, | |
38 | diff_ecc1, | |
39 | result); | |
40 | wire [3:0] errnib; | |
41 | wire buf_0_0; | |
42 | wire buf_0_1; | |
43 | wire buf_0_1_0; | |
44 | wire buf_0_1_1; | |
45 | wire buf_0_1_2; | |
46 | wire buf_0_1_3; | |
47 | wire buf_0_1_4; | |
48 | wire buf_0_1_5; | |
49 | wire buf_0_1_6; | |
50 | wire buf_0_1_7; | |
51 | wire buf_1_0; | |
52 | wire buf_1_1; | |
53 | wire buf_1_1_0; | |
54 | wire buf_1_1_1; | |
55 | wire buf_1_1_2; | |
56 | wire buf_1_1_3; | |
57 | wire buf_1_1_4; | |
58 | wire buf_1_1_5; | |
59 | wire buf_1_1_6; | |
60 | wire buf_1_1_7; | |
61 | wire buf_2_0; | |
62 | wire buf_2_1; | |
63 | wire buf_2_1_0; | |
64 | wire buf_2_1_1; | |
65 | wire buf_2_1_2; | |
66 | wire buf_2_1_3; | |
67 | wire buf_2_1_4; | |
68 | wire buf_2_1_5; | |
69 | wire buf_2_1_6; | |
70 | wire buf_2_1_7; | |
71 | wire buf_3_0; | |
72 | wire buf_3_1; | |
73 | wire buf_3_1_0; | |
74 | wire buf_3_1_1; | |
75 | wire buf_3_1_2; | |
76 | wire buf_3_1_3; | |
77 | wire buf_3_1_4; | |
78 | wire buf_3_1_5; | |
79 | wire buf_3_1_6; | |
80 | wire buf_3_1_7; | |
81 | wire [127:0] d; | |
82 | wire [3:0] pw29; | |
83 | wire pw29_0; | |
84 | wire pw28_3; | |
85 | wire [3:0] pw28; | |
86 | wire [3:0] pw27; | |
87 | wire [3:0] pw26; | |
88 | wire [3:0] pw25; | |
89 | wire [3:0] pw24; | |
90 | wire pw24_1; | |
91 | wire [3:0] pw23; | |
92 | wire [3:0] pw22; | |
93 | wire [3:0] pw21; | |
94 | wire pw21_2; | |
95 | wire [3:0] pw20; | |
96 | wire [3:0] pw19; | |
97 | wire [3:0] pw18; | |
98 | wire [3:0] pw17; | |
99 | wire [3:0] pw16; | |
100 | wire [3:0] pw14; | |
101 | wire pw14_0; | |
102 | wire pw13_3; | |
103 | wire [3:0] pw13; | |
104 | wire [3:0] pw12; | |
105 | wire [3:0] pw11; | |
106 | wire [3:0] pw10; | |
107 | wire [3:0] pw9; | |
108 | wire pw9_1; | |
109 | wire [3:0] pw8; | |
110 | wire [3:0] pw7; | |
111 | wire [3:0] pw6; | |
112 | wire pw6_2; | |
113 | wire [3:0] pw5; | |
114 | wire [3:0] pw4; | |
115 | wire [3:0] pw3; | |
116 | wire [3:0] pw2; | |
117 | wire [3:0] pw1; | |
118 | ||
119 | ||
120 | input diffecc2_nz; | |
121 | input [3:0] diff_ecc2; | |
122 | input [3:0] diff_ecc1; | |
123 | ||
124 | output [111:0] result; | |
125 | ||
126 | ||
127 | // {d[127] , d[123] , d[119] , d[115] } = {4 {buf_3_1_7}}; | |
128 | // {d[111] , d[107] , d[103] , d[99] } = {4 {buf_3_1_6}}; | |
129 | // {d[95] , d[91] , d[87] , d[83] } = {4 {buf_3_1_5}}; | |
130 | // {d[79] , d[75] , d[71] , d[67] } = {4 {buf_3_1_4}}; | |
131 | // {d[63] , d[59] , d[55] , d[51] } = {4 {buf_3_1_3}}; | |
132 | // {d[47] , d[43] , d[39] , d[35] } = {4 {buf_3_1_2}}; | |
133 | // {d[31] , d[27] , d[23] , d[19] } = {4 {buf_3_1_1}}; | |
134 | // {d[15] , d[11] , d[7] , d[3] } = {4 {buf_3_1_0}}; | |
135 | // | |
136 | // {d[126] , d[122] , d[118] , d[114] } = {4 {buf_2_1_7}}; | |
137 | // {d[110] , d[106] , d[102] , d[98] } = {4 {buf_2_1_6}}; | |
138 | // {d[94] , d[90] , d[86] , d[82] } = {4 {buf_2_1_5}}; | |
139 | // {d[78] , d[74] , d[70] , d[66] } = {4 {buf_2_1_4}}; | |
140 | // {d[62] , d[58] , d[54] , d[50] } = {4 {buf_2_1_3}}; | |
141 | // {d[46] , d[42] , d[38] , d[34] } = {4 {buf_2_1_2}}; | |
142 | // {d[30] , d[26] , d[22] , d[18] } = {4 {buf_2_1_1}}; | |
143 | // {d[14] , d[10] , d[6] , d[2] } = {4 {buf_2_1_0}}; | |
144 | // | |
145 | // {d[125] , d[121] , d[117] , d[113] } = {4 {buf_1_1_7}}; | |
146 | // {d[109] , d[105] , d[101] , d[97] } = {4 {buf_1_1_6}}; | |
147 | // {d[93] , d[89] , d[85] , d[81] } = {4 {buf_1_1_5}}; | |
148 | // {d[77] , d[73] , d[69] , d[65] } = {4 {buf_1_1_4}}; | |
149 | // {d[61] , d[57] , d[53] , d[49] } = {4 {buf_1_1_3}}; | |
150 | // {d[45] , d[41] , d[37] , d[33] } = {4 {buf_1_1_2}}; | |
151 | // {d[29] , d[25] , d[21] , d[17] } = {4 {buf_1_1_1}}; | |
152 | // {d[13] , d[9] , d[5] , d[1] } = {4 {buf_1_1_0}}; | |
153 | // | |
154 | // {d[124] , d[120] , d[116] , d[112] } = {4 {buf_0_1_7}}; | |
155 | // {d[108] , d[104] , d[100] , d[96] } = {4 {buf_0_1_6}}; | |
156 | // {d[92] , d[88] , d[84] , d[80] } = {4 {buf_0_1_5}}; | |
157 | // {d[76] , d[72] , d[68] , d[64] } = {4 {buf_0_1_4}}; | |
158 | // {d[60] , d[56] , d[52] , d[48] } = {4 {buf_0_1_3}}; | |
159 | // {d[44] , d[40] , d[36] , d[32] } = {4 {buf_0_1_2}}; | |
160 | // {d[28] , d[24] , d[20] , d[16] } = {4 {buf_0_1_1}}; | |
161 | // {d[12] , d[8] , d[4] , d[0] } = {4 {buf_0_1_0}}; | |
162 | ||
163 | ||
164 | mcu_nibcor_dp_mux_macro__mux_pgpe__ports_2__stack_4c__width_4 u_errnib ( | |
165 | .din0 ( diff_ecc2[3:0] ), | |
166 | .din1 ( diff_ecc1[3:0] ), | |
167 | .sel0 ( diffecc2_nz ), | |
168 | .dout ( errnib[3:0] )); | |
169 | ||
170 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_0_0 ( .din ( errnib[0]), .dout ( buf_0_0 )); | |
171 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_0_1 ( .din ( errnib[0]), .dout ( buf_0_1 )); | |
172 | ||
173 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_0_1_0 ( .din ( buf_0_0 ), .dout ( buf_0_1_0 )); | |
174 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_0_1_1 ( .din ( buf_0_0 ), .dout ( buf_0_1_1 )); | |
175 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_0_1_2 ( .din ( buf_0_0 ), .dout ( buf_0_1_2 )); | |
176 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_0_1_3 ( .din ( buf_0_0 ), .dout ( buf_0_1_3 )); | |
177 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_0_1_4 ( .din ( buf_0_1 ), .dout ( buf_0_1_4 )); | |
178 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_0_1_5 ( .din ( buf_0_1 ), .dout ( buf_0_1_5 )); | |
179 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_0_1_6 ( .din ( buf_0_1 ), .dout ( buf_0_1_6 )); | |
180 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_0_1_7 ( .din ( buf_0_1 ), .dout ( buf_0_1_7 )); | |
181 | ||
182 | ||
183 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_1_0 ( .din ( errnib[1]), .dout ( buf_1_0 )); | |
184 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_1_1 ( .din ( errnib[1]), .dout ( buf_1_1 )); | |
185 | ||
186 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_1_1_0 ( .din ( buf_1_0 ), .dout ( buf_1_1_0 )); | |
187 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_1_1_1 ( .din ( buf_1_0 ), .dout ( buf_1_1_1 )); | |
188 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_1_1_2 ( .din ( buf_1_0 ), .dout ( buf_1_1_2 )); | |
189 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_1_1_3 ( .din ( buf_1_0 ), .dout ( buf_1_1_3 )); | |
190 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_1_1_4 ( .din ( buf_1_1 ), .dout ( buf_1_1_4 )); | |
191 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_1_1_5 ( .din ( buf_1_1 ), .dout ( buf_1_1_5 )); | |
192 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_1_1_6 ( .din ( buf_1_1 ), .dout ( buf_1_1_6 )); | |
193 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_1_1_7 ( .din ( buf_1_1 ), .dout ( buf_1_1_7 )); | |
194 | ||
195 | ||
196 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_2_0 ( .din ( errnib[2]), .dout ( buf_2_0 )); | |
197 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_2_1 ( .din ( errnib[2]), .dout ( buf_2_1 )); | |
198 | ||
199 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_2_1_0 ( .din ( buf_2_0 ), .dout ( buf_2_1_0 )); | |
200 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_2_1_1 ( .din ( buf_2_0 ), .dout ( buf_2_1_1 )); | |
201 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_2_1_2 ( .din ( buf_2_0 ), .dout ( buf_2_1_2 )); | |
202 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_2_1_3 ( .din ( buf_2_0 ), .dout ( buf_2_1_3 )); | |
203 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_2_1_4 ( .din ( buf_2_1 ), .dout ( buf_2_1_4 )); | |
204 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_2_1_5 ( .din ( buf_2_1 ), .dout ( buf_2_1_5 )); | |
205 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_2_1_6 ( .din ( buf_2_1 ), .dout ( buf_2_1_6 )); | |
206 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_2_1_7 ( .din ( buf_2_1 ), .dout ( buf_2_1_7 )); | |
207 | ||
208 | ||
209 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_3_0 ( .din ( errnib[3]), .dout ( buf_3_0 )); | |
210 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_3_1 ( .din ( errnib[3]), .dout ( buf_3_1 )); | |
211 | ||
212 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_3_1_0 ( .din ( buf_3_0 ), .dout ( buf_3_1_0 )); | |
213 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_3_1_1 ( .din ( buf_3_0 ), .dout ( buf_3_1_1 )); | |
214 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_3_1_2 ( .din ( buf_3_0 ), .dout ( buf_3_1_2 )); | |
215 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_3_1_3 ( .din ( buf_3_0 ), .dout ( buf_3_1_3 )); | |
216 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_3_1_4 ( .din ( buf_3_1 ), .dout ( buf_3_1_4 )); | |
217 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_3_1_5 ( .din ( buf_3_1 ), .dout ( buf_3_1_5 )); | |
218 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_3_1_6 ( .din ( buf_3_1 ), .dout ( buf_3_1_6 )); | |
219 | mcu_nibcor_dp_inv_macro__stack_1l__width_1 u_buf_3_1_7 ( .din ( buf_3_1 ), .dout ( buf_3_1_7 )); | |
220 | ||
221 | ||
222 | assign d[127:0] = { {4 {buf_3_1_7, buf_2_1_7, buf_1_1_7, buf_0_1_7}}, {4 {buf_3_1_6, buf_2_1_6, buf_1_1_6, buf_0_1_6}}, | |
223 | {4 {buf_3_1_5, buf_2_1_5, buf_1_1_5, buf_0_1_5}}, {4 {buf_3_1_4, buf_2_1_4, buf_1_1_4, buf_0_1_4}}, | |
224 | {4 {buf_3_1_3, buf_2_1_3, buf_1_1_3, buf_0_1_3}}, {4 {buf_3_1_2, buf_2_1_2, buf_1_1_2, buf_0_1_2}}, | |
225 | {4 {buf_3_1_1, buf_2_1_1, buf_1_1_1, buf_0_1_1}}, {4 {buf_3_1_0, buf_2_1_0, buf_1_1_0, buf_0_1_0}} }; | |
226 | ||
227 | ||
228 | // assign pw29[3] = d[116] ^ d[117] ^ d[118]; | |
229 | // assign pw29[2] = d[116] ^ d[117]; | |
230 | // assign pw29[1] = d[116]; | |
231 | // assign pw29[0] = d[117] ^ d[118] ^ d[119] ^ d[116]; | |
232 | // assign pw28[3] = d[112] ^ d[115] ^ d[113] ^ d[114]; | |
233 | // assign pw28[2] = d[112] ^ d[114] ^ d[113]; | |
234 | // assign pw28[1] = d[113] ^ d[112]; | |
235 | // assign pw28[0] = d[113] ^ d[114] ^ d[115]; | |
236 | // assign pw27[3] = d[108] ^ d[109]; | |
237 | // assign pw27[2] = d[108]; | |
238 | // assign pw27[1] = d[111]; | |
239 | // assign pw27[0] = d[109] ^ d[110] ^ d[108]; | |
240 | // assign pw26[3] = d[104] ^ d[107] ^ d[105]; | |
241 | // assign pw26[2] = d[104] ^ d[106]; | |
242 | // assign pw26[1] = d[107] ^ d[105]; | |
243 | // assign pw26[0] = d[105] ^ d[106]; | |
244 | // assign pw25[3] = d[100] ^ d[102]; | |
245 | // assign pw25[2] = d[103] ^ d[101]; | |
246 | // assign pw25[1] = d[102] ^ d[100] ^ d[103]; | |
247 | // assign pw25[0] = d[101] ^ d[100] ^ d[103]; | |
248 | // assign pw24[3] = d[96] ^ d[99] ^ d[98]; | |
249 | // assign pw24[2] = d[99] ^ d[98] ^ d[97]; | |
250 | // assign pw24[1] = d[98] ^ d[97] ^ d[96] ^ d[99]; | |
251 | // assign pw24[0] = d[97] ^ d[99]; | |
252 | // assign pw23[3] = d[92]; | |
253 | // assign pw23[2] = d[95]; | |
254 | // assign pw23[1] = d[94]; | |
255 | // assign pw23[0] = d[93] ^ d[92]; | |
256 | // assign pw22[3] = d[88] ^ d[91]; | |
257 | // assign pw22[2] = d[91] ^ d[90]; | |
258 | // assign pw22[1] = d[90] ^ d[89]; | |
259 | // assign pw22[0] = d[89]; | |
260 | // assign pw21[3] = d[85] ^ d[86] ^ d[87]; | |
261 | // assign pw21[2] = d[84] ^ d[87] ^ d[85] ^ d[86]; | |
262 | // assign pw21[1] = d[86] ^ d[84] ^ d[85]; | |
263 | // assign pw21[0] = d[86] ^ d[87] ^ d[84]; | |
264 | // assign pw20[3] = d[81] ^ d[82]; | |
265 | // assign pw20[2] = d[80] ^ d[83] ^ d[81]; | |
266 | // assign pw20[1] = d[82] ^ d[80]; | |
267 | // assign pw20[0] = d[82] ^ d[83]; | |
268 | // assign pw19[3] = d[77] ^ d[79]; | |
269 | // assign pw19[2] = d[76] ^ d[79] ^ d[78]; | |
270 | // assign pw19[1] = d[79] ^ d[78] ^ d[77] ; | |
271 | // assign pw19[0] = d[78] ^ d[76]; | |
272 | // assign pw18[3] = d[73]; | |
273 | // assign pw18[2] = d[72] ^ d[75]; | |
274 | // assign pw18[1] = d[75] ^ d[74]; | |
275 | // assign pw18[0] = d[74]; | |
276 | // assign pw17[3] = d[70] ^ d[71]; | |
277 | // assign pw17[2] = d[69] ^ d[70]; | |
278 | // assign pw17[1] = d[68] ^ d[71] ^ d[69]; | |
279 | // assign pw17[0] = d[68] ^ d[71]; | |
280 | // assign pw16[3] = d[66]; | |
281 | // assign pw16[2] = d[65]; | |
282 | // assign pw16[1] = d[64] ^ d[67]; | |
283 | // assign pw16[0] = d[67]; | |
284 | // assign pw14[3] = d[56] ^ d[57] ^ d[58]; | |
285 | // assign pw14[2] = d[56] ^ d[57]; | |
286 | // assign pw14[1] = d[56]; | |
287 | // assign pw14[0] = d[57] ^ d[58] ^ d[59] ^ d[56]; | |
288 | // assign pw13[3] = d[52] ^ d[55] ^ d[53] ^ d[54]; | |
289 | // assign pw13[2] = d[52] ^ d[54] ^ d[53]; | |
290 | // assign pw13[1] = d[53] ^ d[52]; | |
291 | // assign pw13[0] = d[53] ^ d[54] ^ d[55]; | |
292 | // assign pw12[3] = d[48] ^ d[49]; | |
293 | // assign pw12[2] = d[48]; | |
294 | // assign pw12[1] = d[51]; | |
295 | // assign pw12[0] = d[49] ^ d[50] ^ d[48]; | |
296 | // assign pw11[3] = d[44] ^ d[47] ^ d[45]; | |
297 | // assign pw11[2] = d[44] ^ d[46]; | |
298 | // assign pw11[1] = d[47] ^ d[45]; | |
299 | // assign pw11[0] = d[45] ^ d[46]; | |
300 | // assign pw10[3] = d[40] ^ d[42]; | |
301 | // assign pw10[2] = d[43] ^ d[41]; | |
302 | // assign pw10[1] = d[42] ^ d[40] ^ d[43]; | |
303 | // assign pw10[0] = d[41] ^ d[40] ^ d[43]; | |
304 | // assign pw9[3] = d[36] ^ d[39] ^ d[38]; | |
305 | // assign pw9[2] = d[39] ^ d[38] ^ d[37]; | |
306 | // assign pw9[1] = d[38] ^ d[37] ^ d[36] ^ d[39]; | |
307 | // assign pw9[0] = d[37] ^ d[39]; | |
308 | // assign pw8[3] = d[32]; | |
309 | // assign pw8[2] = d[35]; | |
310 | // assign pw8[1] = d[34]; | |
311 | // assign pw8[0] = d[33] ^ d[32]; | |
312 | // assign pw7[3] = d[28] ^ d[31]; | |
313 | // assign pw7[2] = d[31] ^ d[30]; | |
314 | // assign pw7[1] = d[30] ^ d[29] ; | |
315 | // assign pw7[0] = d[29]; | |
316 | // assign pw6[3] = d[25] ^ d[26] ^ d[27]; | |
317 | // assign pw6[2] = d[24] ^ d[27] ^ d[25] ^ d[26]; | |
318 | // assign pw6[1] = d[26] ^ d[24] ^ d[25]; | |
319 | // assign pw6[0] = d[26] ^ d[27] ^ d[24]; | |
320 | // assign pw5[3] = d[21] ^ d[22]; | |
321 | // assign pw5[2] = d[20] ^ d[23] ^ d[21]; | |
322 | // assign pw5[1] = d[22] ^ d[20]; | |
323 | // assign pw5[0] = d[22] ^ d[23]; | |
324 | // assign pw4[3] = d[17] ^ d[19]; | |
325 | // assign pw4[2] = d[16] ^ d[19] ^ d[18]; | |
326 | // assign pw4[1] = d[19] ^ d[18] ^ d[17]; | |
327 | // assign pw4[0] = d[18] ^ d[16]; | |
328 | // assign pw3[3] = d[13]; | |
329 | // assign pw3[2] = d[12] ^ d[15]; | |
330 | // assign pw3[1] = d[15] ^ d[14]; | |
331 | // assign pw3[0] = d[14]; | |
332 | // assign pw2[3] = d[10] ^ d[11]; | |
333 | // assign pw2[2] = d[9] ^ d[10]; | |
334 | // assign pw2[1] = d[8] ^ d[11] ^ d[9]; | |
335 | // assign pw2[0] = d[8] ^ d[11]; | |
336 | // assign pw1[3] = d[6]; | |
337 | // assign pw1[2] = d[5]; | |
338 | // assign pw1[1] = d[4] ^ d[7]; | |
339 | // assign pw1[0] = d[7]; | |
340 | // | |
341 | ||
342 | ||
343 | ||
344 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw29_3 ( .din0 ( d[116] ), .din1 ( d[117] ), .din2 ( d[118] ), .dout ( pw29[3] )); | |
345 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw29_2 ( .din0 ( d[116] ), .din1 ( d[117] ), .dout ( pw29[2] )); | |
346 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw29_1 ( .din ( d[116] ), .dout ( pw29[1] )); | |
347 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw29_0 ( .din0 ( d[116] ), .din1 ( d[117] ), .din2 ( d[118] ), .dout ( pw29_0 )); | |
348 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw29_0_1 ( .din0 ( pw29_0 ), .din1 ( d[119] ), .dout ( pw29[0] )); | |
349 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw28_3 ( .din0 ( d[112] ), .din1 ( d[113] ), .din2 ( d[114] ), .dout ( pw28_3 )); | |
350 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw28_3_1 ( .din0 ( pw28_3 ), .din1 ( d[115] ), .dout ( pw28[3] )); | |
351 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw28_2 ( .din0 ( d[112] ), .din1 ( d[113] ), .din2 ( d[114] ), .dout ( pw28[2] )); | |
352 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw28_1 ( .din0 ( d[113] ), .din1 ( d[112] ), .dout ( pw28[1] )); | |
353 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw28_0 ( .din0 ( d[113] ), .din1 ( d[114] ), .din2 ( d[115] ), .dout ( pw28[0] )); | |
354 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw27_3 ( .din0 ( d[108] ), .din1 ( d[109] ), .dout ( pw27[3] )); | |
355 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw27_2 ( .din ( d[108] ), .dout ( pw27[2] )); | |
356 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw27_1 ( .din ( d[111] ), .dout ( pw27[1] )); | |
357 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw27_0 ( .din0 ( d[108] ), .din1 ( d[109] ), .din2 ( d[110] ), .dout ( pw27[0] )); | |
358 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw26_3 ( .din0 ( d[104] ), .din1 ( d[105] ), .din2 ( d[107] ), .dout ( pw26[3] )); | |
359 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw26_2 ( .din0 ( d[104] ), .din1 ( d[106] ), .dout ( pw26[2] )); | |
360 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw26_1 ( .din0 ( d[105] ), .din1 ( d[107] ), .dout ( pw26[1] )); | |
361 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw26_0 ( .din0 ( d[105] ), .din1 ( d[106] ), .dout ( pw26[0] )); | |
362 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw25_3 ( .din0 ( d[100] ), .din1 ( d[102] ), .dout ( pw25[3] )); | |
363 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw25_2 ( .din0 ( d[101] ), .din1 ( d[103] ), .dout ( pw25[2] )); | |
364 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw25_1 ( .din0 ( d[100] ), .din1 ( d[102] ), .din2 ( d[103] ), .dout ( pw25[1] )); | |
365 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw25_0 ( .din0 ( d[101] ), .din1 ( d[100] ), .din2 ( d[103] ), .dout ( pw25[0] )); | |
366 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw24_3 ( .din0 ( d[96] ), .din1 ( d[99] ), .din2 ( d[98] ), .dout ( pw24[3] )); | |
367 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw24_2 ( .din0 ( d[99] ), .din1 ( d[98] ), .din2 ( d[97] ), .dout ( pw24[2] )); | |
368 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw24_1 ( .din0 ( d[96] ), .din1 ( d[97] ), .din2 ( d[98] ), .dout ( pw24_1 )); | |
369 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw24_1_1 ( .din0 ( pw24_1 ), .din1 ( d[99] ), .dout ( pw24[1] )); | |
370 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw24_0 ( .din0 ( d[97] ), .din1 ( d[99] ), .dout ( pw24[0] )); | |
371 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw23_3 ( .din ( d[92] ), .dout ( pw23[3] )); | |
372 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw23_2 ( .din ( d[95] ), .dout ( pw23[2] )); | |
373 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw23_1 ( .din ( d[94] ), .dout ( pw23[1] )); | |
374 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw23_0 ( .din0 ( d[92] ), .din1 ( d[93] ), .dout ( pw23[0] )); | |
375 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw22_3 ( .din0 ( d[88] ), .din1 ( d[91] ), .dout ( pw22[3] )); | |
376 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw22_2 ( .din0 ( d[90] ), .din1 ( d[91] ), .dout ( pw22[2] )); | |
377 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw22_1 ( .din0 ( d[89] ), .din1 ( d[90] ), .dout ( pw22[1] )); | |
378 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw22_0 ( .din ( d[89] ), .dout ( pw22[0] )); | |
379 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw21_3 ( .din0 ( d[85] ), .din1 ( d[86] ), .din2 ( d[87] ), .dout ( pw21[3] )); | |
380 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw21_2 ( .din0 ( d[84] ), .din1 ( d[85] ), .din2 ( d[86] ), .dout ( pw21_2 )); | |
381 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw21_2_2 ( .din0 ( pw21_2 ), .din1 ( d[87] ), .dout ( pw21[2] )); | |
382 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw21_1 ( .din0 ( d[84] ), .din1 ( d[85] ), .din2 ( d[86] ), .dout ( pw21[1] )); | |
383 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw21_0 ( .din0 ( d[84] ), .din1 ( d[86] ), .din2 ( d[87] ), .dout ( pw21[0] )); | |
384 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw20_3 ( .din0 ( d[81] ), .din1 ( d[82] ), .dout ( pw20[3] )); | |
385 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw20_2 ( .din0 ( d[80] ), .din1 ( d[81] ), .din2 ( d[83] ), .dout ( pw20[2] )); | |
386 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw20_1 ( .din0 ( d[80] ), .din1 ( d[82] ), .dout ( pw20[1] )); | |
387 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw20_0 ( .din0 ( d[82] ), .din1 ( d[83] ), .dout ( pw20[0] )); | |
388 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw19_3 ( .din0 ( d[77] ), .din1 ( d[79] ), .dout ( pw19[3] )); | |
389 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw19_2 ( .din0 ( d[76] ), .din1 ( d[78] ), .din2 ( d[79] ), .dout ( pw19[2] )); | |
390 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw19_1 ( .din0 ( d[77] ), .din1 ( d[78] ), .din2 ( d[79] ), .dout ( pw19[1] )); | |
391 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw19_0 ( .din0 ( d[76] ), .din1 ( d[78] ), .dout ( pw19[0] )); | |
392 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw18_3 ( .din ( d[73] ), .dout ( pw18[3] )); | |
393 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw18_2 ( .din0 ( d[72] ), .din1 ( d[75] ), .dout ( pw18[2] )); | |
394 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw18_1 ( .din0 ( d[74] ), .din1 ( d[75] ), .dout ( pw18[1] )); | |
395 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw18_0 ( .din ( d[74] ), .dout ( pw18[0] )); | |
396 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw17_3 ( .din0 ( d[70] ), .din1 ( d[71] ), .dout ( pw17[3] )); | |
397 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw17_2 ( .din0 ( d[69] ), .din1 ( d[70] ), .dout ( pw17[2] )); | |
398 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw17_1 ( .din0 ( d[68] ), .din1 ( d[69] ), .din2 ( d[71] ), .dout ( pw17[1] )); | |
399 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw17_0 ( .din0 ( d[68] ), .din1 ( d[71] ), .dout ( pw17[0] )); | |
400 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw16_3 ( .din ( d[66] ), .dout ( pw16[3] )); | |
401 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw16_2 ( .din ( d[65] ), .dout ( pw16[2] )); | |
402 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw16_1 ( .din0 ( d[64] ), .din1 ( d[67] ), .dout ( pw16[1] )); | |
403 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw16_0 ( .din ( d[67] ), .dout ( pw16[0] )); | |
404 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw14_3 ( .din0 ( d[56] ), .din1 ( d[57] ), .din2 ( d[58] ), .dout ( pw14[3] )); | |
405 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw14_2 ( .din0 ( d[56] ), .din1 ( d[57] ), .dout ( pw14[2] )); | |
406 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw14_1 ( .din ( d[56] ), .dout ( pw14[1] )); | |
407 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw14_0 ( .din0 ( d[56] ), .din1 ( d[57] ), .din2 ( d[58] ), .dout ( pw14_0 )); | |
408 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw14_0_1 ( .din0 ( pw14_0 ), .din1 ( d[59] ), .dout ( pw14[0] )); | |
409 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw13_3 ( .din0 ( d[52] ), .din1 ( d[53] ), .din2 ( d[54] ), .dout ( pw13_3 )); | |
410 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw13_3_1 ( .din0 ( pw13_3 ), .din1 ( d[55] ), .dout ( pw13[3] )); | |
411 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw13_2 ( .din0 ( d[52] ), .din1 ( d[53] ), .din2 ( d[54] ), .dout ( pw13[2] )); | |
412 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw13_1 ( .din0 ( d[52] ), .din1 ( d[53] ), .dout ( pw13[1] )); | |
413 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw13_0 ( .din0 ( d[53] ), .din1 ( d[54] ), .din2 ( d[55] ), .dout ( pw13[0] )); | |
414 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw12_3 ( .din0 ( d[48] ), .din1 ( d[49] ), .dout ( pw12[3] )); | |
415 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw12_2 ( .din ( d[48] ), .dout ( pw12[2] )); | |
416 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw12_1 ( .din ( d[51] ), .dout ( pw12[1] )); | |
417 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw12_0 ( .din0 ( d[48] ), .din1 ( d[49] ), .din2 ( d[50] ), .dout ( pw12[0] )); | |
418 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw11_3 ( .din0 ( d[44] ), .din1 ( d[45] ), .din2 ( d[47] ), .dout ( pw11[3] )); | |
419 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw11_2 ( .din0 ( d[44] ), .din1 ( d[46] ), .dout ( pw11[2] )); | |
420 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw11_1 ( .din0 ( d[45] ), .din1 ( d[47] ), .dout ( pw11[1] )); | |
421 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw11_0 ( .din0 ( d[45] ), .din1 ( d[46] ), .dout ( pw11[0] )); | |
422 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw10_3 ( .din0 ( d[40] ), .din1 ( d[42] ), .dout ( pw10[3] )); | |
423 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw10_2 ( .din0 ( d[43] ), .din1 ( d[41] ), .dout ( pw10[2] )); | |
424 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw10_1 ( .din0 ( d[40] ), .din1 ( d[42] ), .din2 ( d[43] ), .dout ( pw10[1] )); | |
425 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw10_0 ( .din0 ( d[40] ), .din1 ( d[41] ), .din2 ( d[43] ), .dout ( pw10[0] )); | |
426 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw9_3 ( .din0 ( d[36] ), .din1 ( d[38] ), .din2 ( d[39] ), .dout ( pw9[3] )); | |
427 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw9_2 ( .din0 ( d[37] ), .din1 ( d[38] ), .din2 ( d[39] ), .dout ( pw9[2] )); | |
428 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw9_1 ( .din0 ( d[36] ), .din1 ( d[37] ), .din2 ( d[38] ), .dout ( pw9_1 )); | |
429 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw9_1_1 ( .din0 ( pw9_1 ), .din1 ( d[39] ), .dout ( pw9[1] )); | |
430 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw9_0 ( .din0 ( d[37] ), .din1 ( d[39] ), .dout ( pw9[0] )); | |
431 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw8_3 ( .din ( d[32] ), .dout ( pw8[3] )); | |
432 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw8_2 ( .din ( d[35] ), .dout ( pw8[2] )); | |
433 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw8_1 ( .din ( d[34] ), .dout ( pw8[1] )); | |
434 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw8_0 ( .din0 ( d[33] ), .din1 ( d[32] ), .dout ( pw8[0] )); | |
435 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw7_3 ( .din0 ( d[28] ), .din1 ( d[31] ), .dout ( pw7[3] )); | |
436 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw7_2 ( .din0 ( d[31] ), .din1 ( d[30] ), .dout ( pw7[2] )); | |
437 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw7_1 ( .din0 ( d[30] ), .din1 ( d[29] ), .dout ( pw7[1] )); | |
438 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw7_0 ( .din ( d[29] ), .dout ( pw7[0] )); | |
439 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw6_3 ( .din0 ( d[25] ), .din1 ( d[26] ), .din2 ( d[27] ), .dout ( pw6[3] )); | |
440 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw6_2 ( .din0 ( d[24] ), .din1 ( d[25] ), .din2 ( d[26] ), .dout ( pw6_2 )); | |
441 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw6_2_1 ( .din0 ( pw6_2 ), .din1 ( d[27] ), .dout ( pw6[2] )); | |
442 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw6_1 ( .din0 ( d[24] ), .din1 ( d[25] ), .din2 ( d[26] ), .dout ( pw6[1] )); | |
443 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw6_0 ( .din0 ( d[24] ), .din1 ( d[26] ), .din2 ( d[27] ), .dout ( pw6[0] )); | |
444 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw5_3 ( .din0 ( d[21] ), .din1 ( d[22] ), .dout ( pw5[3] )); | |
445 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw5_2 ( .din0 ( d[20] ), .din1 ( d[21] ), .din2 ( d[23] ), .dout ( pw5[2] )); | |
446 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw5_1 ( .din0 ( d[20] ), .din1 ( d[22] ), .dout ( pw5[1] )); | |
447 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw5_0 ( .din0 ( d[22] ), .din1 ( d[23] ), .dout ( pw5[0] )); | |
448 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw4_3 ( .din0 ( d[17] ), .din1 ( d[19] ), .dout ( pw4[3] )); | |
449 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw4_2 ( .din0 ( d[16] ), .din1 ( d[18] ), .din2 ( d[19] ), .dout ( pw4[2] )); | |
450 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw4_1 ( .din0 ( d[17] ), .din1 ( d[18] ), .din2 ( d[19] ), .dout ( pw4[1] )); | |
451 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw4_0 ( .din0 ( d[16] ), .din1 ( d[18] ), .dout ( pw4[0] )); | |
452 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw3_3 ( .din ( d[13] ), .dout ( pw3[3] )); | |
453 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw3_2 ( .din0 ( d[12] ), .din1 ( d[15] ), .dout ( pw3[2] )); | |
454 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw3_1 ( .din0 ( d[15] ), .din1 ( d[14] ), .dout ( pw3[1] )); | |
455 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw3_0 ( .din ( d[14] ), .dout ( pw3[0] )); | |
456 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw2_3 ( .din0 ( d[10] ), .din1 ( d[11] ), .dout ( pw2[3] )); | |
457 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw2_2 ( .din0 ( d[9] ), .din1 ( d[10] ), .dout ( pw2[2] )); | |
458 | mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 u_pw2_1 ( .din0 ( d[8] ), .din1 ( d[11] ), .din2 ( d[9] ), .dout ( pw2[1] )); | |
459 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw2_0 ( .din0 ( d[8] ), .din1 ( d[11] ), .dout ( pw2[0] )); | |
460 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw1_3 ( .din ( d[6] ), .dout ( pw1[3] )); | |
461 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw1_2 ( .din ( d[5] ), .dout ( pw1[2] )); | |
462 | mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 u_pw1_1 ( .din0 ( d[4] ), .din1 ( d[7] ), .dout ( pw1[1] )); | |
463 | mcu_nibcor_dp_buff_macro__stack_1l__width_1 u_pw1_0 ( .din ( d[7] ), .dout ( pw1[0] )); | |
464 | ||
465 | ||
466 | mcu_nibcor_dp_buff_macro__stack_56l__width_56 u_pw_buf_29_16 ( | |
467 | .din ( { pw29, pw28, pw27, pw26, pw25, pw24, pw23, pw22, pw21, pw20, pw19, pw18, pw17, pw16 } ), | |
468 | .dout ( result[111:56] )); | |
469 | ||
470 | mcu_nibcor_dp_buff_macro__stack_56l__width_56 u_pw_buf_14_1 ( | |
471 | .din ( { pw14, pw13, pw12, pw11, pw10, pw9, pw8, pw7, pw6, pw5, pw4, pw3, pw2, pw1 } ), | |
472 | .dout ( result[55:0] )); | |
473 | ||
474 | // assign result = { pw29, pw28, pw27, pw26, pw25, pw24, pw23, pw22, pw21, pw20, pw19, pw18, pw17, pw16, | |
475 | // pw14, pw13, pw12, pw11, pw10, pw9, pw8, pw7, pw6, pw5, pw4, pw3, pw2, pw1}; | |
476 | ||
477 | endmodule | |
478 | ||
479 | ||
480 | // general mux macro for pass-gate and and-or muxes with/wout priority encoders | |
481 | // also for pass-gate with decoder | |
482 | ||
483 | ||
484 | ||
485 | ||
486 | ||
487 | // any PARAMS parms go into naming of macro | |
488 | ||
489 | module mcu_nibcor_dp_mux_macro__mux_pgpe__ports_2__stack_4c__width_4 ( | |
490 | din0, | |
491 | din1, | |
492 | sel0, | |
493 | dout); | |
494 | wire psel0_unused; | |
495 | wire psel1; | |
496 | ||
497 | input [3:0] din0; | |
498 | input [3:0] din1; | |
499 | input sel0; | |
500 | output [3:0] dout; | |
501 | ||
502 | ||
503 | ||
504 | ||
505 | ||
506 | cl_dp1_penc2_8x c0_0 ( | |
507 | .sel0(sel0), | |
508 | .psel0(psel0_unused), | |
509 | .psel1(psel1) | |
510 | ); | |
511 | ||
512 | mux2e #(4) d0_0 ( | |
513 | .sel(psel1), | |
514 | .in0(din0[3:0]), | |
515 | .in1(din1[3:0]), | |
516 | .dout(dout[3:0]) | |
517 | ); | |
518 | ||
519 | ||
520 | ||
521 | ||
522 | ||
523 | ||
524 | ||
525 | ||
526 | ||
527 | ||
528 | ||
529 | ||
530 | ||
531 | endmodule | |
532 | ||
533 | ||
534 | // | |
535 | // invert macro | |
536 | // | |
537 | // | |
538 | ||
539 | ||
540 | ||
541 | ||
542 | ||
543 | module mcu_nibcor_dp_inv_macro__stack_1l__width_1 ( | |
544 | din, | |
545 | dout); | |
546 | input [0:0] din; | |
547 | output [0:0] dout; | |
548 | ||
549 | ||
550 | ||
551 | ||
552 | ||
553 | ||
554 | inv #(1) d0_0 ( | |
555 | .in(din[0:0]), | |
556 | .out(dout[0:0]) | |
557 | ); | |
558 | ||
559 | ||
560 | ||
561 | ||
562 | ||
563 | ||
564 | ||
565 | ||
566 | ||
567 | endmodule | |
568 | ||
569 | ||
570 | ||
571 | ||
572 | ||
573 | // | |
574 | // xor macro for ports = 2,3 | |
575 | // | |
576 | // | |
577 | ||
578 | ||
579 | ||
580 | ||
581 | ||
582 | module mcu_nibcor_dp_xor_macro__ports_3__stack_1l__width_1 ( | |
583 | din0, | |
584 | din1, | |
585 | din2, | |
586 | dout); | |
587 | input [0:0] din0; | |
588 | input [0:0] din1; | |
589 | input [0:0] din2; | |
590 | output [0:0] dout; | |
591 | ||
592 | ||
593 | ||
594 | ||
595 | ||
596 | xor3 #(1) d0_0 ( | |
597 | .in0(din0[0:0]), | |
598 | .in1(din1[0:0]), | |
599 | .in2(din2[0:0]), | |
600 | .out(dout[0:0]) | |
601 | ); | |
602 | ||
603 | ||
604 | ||
605 | ||
606 | ||
607 | ||
608 | ||
609 | ||
610 | endmodule | |
611 | ||
612 | ||
613 | ||
614 | ||
615 | ||
616 | // | |
617 | // xor macro for ports = 2,3 | |
618 | // | |
619 | // | |
620 | ||
621 | ||
622 | ||
623 | ||
624 | ||
625 | module mcu_nibcor_dp_xor_macro__ports_2__stack_1l__width_1 ( | |
626 | din0, | |
627 | din1, | |
628 | dout); | |
629 | input [0:0] din0; | |
630 | input [0:0] din1; | |
631 | output [0:0] dout; | |
632 | ||
633 | ||
634 | ||
635 | ||
636 | ||
637 | xor2 #(1) d0_0 ( | |
638 | .in0(din0[0:0]), | |
639 | .in1(din1[0:0]), | |
640 | .out(dout[0:0]) | |
641 | ); | |
642 | ||
643 | ||
644 | ||
645 | ||
646 | ||
647 | ||
648 | ||
649 | ||
650 | endmodule | |
651 | ||
652 | ||
653 | ||
654 | ||
655 | ||
656 | // | |
657 | // buff macro | |
658 | // | |
659 | // | |
660 | ||
661 | ||
662 | ||
663 | ||
664 | ||
665 | module mcu_nibcor_dp_buff_macro__stack_1l__width_1 ( | |
666 | din, | |
667 | dout); | |
668 | input [0:0] din; | |
669 | output [0:0] dout; | |
670 | ||
671 | ||
672 | ||
673 | ||
674 | ||
675 | ||
676 | buff #(1) d0_0 ( | |
677 | .in(din[0:0]), | |
678 | .out(dout[0:0]) | |
679 | ); | |
680 | ||
681 | ||
682 | ||
683 | ||
684 | ||
685 | ||
686 | ||
687 | ||
688 | endmodule | |
689 | ||
690 | ||
691 | ||
692 | ||
693 | ||
694 | // | |
695 | // buff macro | |
696 | // | |
697 | // | |
698 | ||
699 | ||
700 | ||
701 | ||
702 | ||
703 | module mcu_nibcor_dp_buff_macro__stack_56l__width_56 ( | |
704 | din, | |
705 | dout); | |
706 | input [55:0] din; | |
707 | output [55:0] dout; | |
708 | ||
709 | ||
710 | ||
711 | ||
712 | ||
713 | ||
714 | buff #(56) d0_0 ( | |
715 | .in(din[55:0]), | |
716 | .out(dout[55:0]) | |
717 | ); | |
718 | ||
719 | ||
720 | ||
721 | ||
722 | ||
723 | ||
724 | ||
725 | ||
726 | endmodule | |
727 | ||
728 | ||
729 | ||
730 |