Initial commit of OpenSPARC T2 design and verification files.

[OpenSPARC-T2-DV] / design / sys / iop / ncu / rtl / ncu_eccchk16_ctl.v

// ========== Copyright Header Begin ==========================================
// 
// OpenSPARC T2 Processor File: ncu_eccchk16_ctl.v
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
//
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. 
//
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
// 
// For the avoidance of doubt, and except that if any non-GPL license 
// choice is available it will apply instead, Sun elects to use only 
// the General Public License version 2 (GPLv2) at this time for any 
// software where a choice of GPL license versions is made 
// available with the language indicating that GPLv2 or any later version 
// may be used, or where a choice of which version of the GPL is applied is 
// otherwise unspecified. 
//
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, 
// CA 95054 USA or visit www.sun.com if you need additional information or 
// have any questions. 
// 
// ========== Copyright Header End ============================================
module ncu_eccchk16_ctl (
  din, 
  ci, 
  ue, 
  ce, 
  dout, 
  co) ;
wire [5:0] e;


input  [15:0]	din;
input  [5:0]	ci;

output		ue;
output		ce;

output [15:0]	dout;
output [5:0]	co;


reg		ue;
reg		ce;
reg [15:0]	dout;
reg [5:0]	co;


assign	e[5] = ^{din[15:0],ci[5:0]} ;
assign	e[4] = ^{din[15:11],ci[4]} ;
assign	e[3] = ^{din[10:4],ci[3]} ;
assign	e[2] = ^{din[15:14],din[10:7],din[3:1],ci[2]} ;
assign	e[1] = ^{din[13:12],din[10:9],din[6:5],din[3:2],din[0],ci[1]} ;
assign	e[0] = ^{din[15],din[13],din[11:10],din[8],din[6],din[4:3],din[1:0],ci[0]} ;

always@(e or din or ci) begin
    dout[15:0]=din[15:0];
    co[5:0]=ci[5:0];
    ue=1'b0;
    ce=1'b1;
    case(e[5:0])
    {1'b0,5'd0} : begin
	          ue=1'b0;
	          ce=1'b0;
	          dout[15:0]=din[15:0];
	          co[5:0]=ci[5:0];
	          end
    {1'b1,5'd0} : co[5]    = ~ci[5];
    {1'b1,5'd1} : co[0]    = ~ci[0];
    {1'b1,5'd2} : co[1]    = ~ci[1];
    {1'b1,5'd3} : dout[0]  = ~din[0];
    {1'b1,5'd4} : co[2]    = ~ci[2];
    {1'b1,5'd5} : dout[1]  = ~din[1];
    {1'b1,5'd6} : dout[2]  = ~din[2];
    {1'b1,5'd7} : dout[3]  = ~din[3];
    {1'b1,5'd8} : co[3]    = ~ci[3];
    {1'b1,5'd9} : dout[4]  = ~din[4];
    {1'b1,5'd10}: dout[5]  = ~din[5];
    {1'b1,5'd11}: dout[6]  = ~din[6];
    {1'b1,5'd12}: dout[7]  = ~din[7];
    {1'b1,5'd13}: dout[8]  = ~din[8];
    {1'b1,5'd14}: dout[9]  = ~din[9];
    {1'b1,5'd15}: dout[10] = ~din[10];
    {1'b1,5'd16}: co[4]    = ~ci[4];
    {1'b1,5'd17}: dout[11] = ~din[11];
    {1'b1,5'd18}: dout[12] = ~din[12];
    {1'b1,5'd19}: dout[13] = ~din[13];
    {1'b1,5'd20}: dout[14] = ~din[14];
    {1'b1,5'd21}: dout[15] = ~din[15];
    default : begin
    	      dout[15:0]=din[15:0];
    	      co[5:0]=ci[5:0];
	      ue=1'b1;
	      ce=1'b0;
	      end
    endcase
end

endmodule