Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: n2_rxd_alatch.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | /*%W% %G%*/ | |
36 | ||
37 | /***************************************************************** | |
38 | * | |
39 | * File Name : n2_rxd_alatch.v | |
40 | * Author Name : John Lo | |
41 | * Description : This is n2 specific. To latch the incoming | |
42 | * receive side serdes data to help on fixing | |
43 | * the hold time issue. | |
44 | * | |
45 | * Parent Module: sphy_dpath2 | |
46 | * Child Module: | |
47 | * Interface Mod: | |
48 | * Date Created : 8/29/05 | |
49 | * | |
50 | * Design Notes: | |
51 | * | |
52 | * Copyright (c) 2020, Sun Microsystems, Inc. | |
53 | * Sun Proprietary and Confidential | |
54 | * | |
55 | ||
56 | * Synthesis Notes: | |
57 | * | |
58 | * | |
59 | ****************************************************************/ | |
60 | ||
61 | module n2_rxd_alatch ( /*AUTOARG*/ | |
62 | // Outputs | |
63 | xrx_code_group, rx_code_group, | |
64 | // Inputs | |
65 | tcu_scan_en, rx_nbclk, rbc0_d, rbc0_c, rbc0_b, rbc0_a, | |
66 | esr_mac_rxd | |
67 | ); | |
68 | ||
69 | input tcu_scan_en; | |
70 | input rx_nbclk; | |
71 | input rbc0_d; | |
72 | input rbc0_c; | |
73 | input rbc0_b; | |
74 | input rbc0_a; | |
75 | input [39:0] esr_mac_rxd; | |
76 | output [39:0] xrx_code_group; | |
77 | output [9:0] rx_code_group; | |
78 | ||
79 | ||
80 | // vlint flag_unmatched_port_connect_in_inst off | |
81 | // vlint flag_null_instance_port off | |
82 | // xpcs | |
83 | cl_a1_alatch_4x xrx_alatch_39 ( .q(xrx_code_group[39]), .so(), .d(esr_mac_rxd[39]), .l1clk(rbc0_d), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
84 | cl_a1_alatch_4x xrx_alatch_38 ( .q(xrx_code_group[38]), .so(), .d(esr_mac_rxd[38]), .l1clk(rbc0_d), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
85 | cl_a1_alatch_4x xrx_alatch_37 ( .q(xrx_code_group[37]), .so(), .d(esr_mac_rxd[37]), .l1clk(rbc0_d), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
86 | cl_a1_alatch_4x xrx_alatch_36 ( .q(xrx_code_group[36]), .so(), .d(esr_mac_rxd[36]), .l1clk(rbc0_d), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
87 | cl_a1_alatch_4x xrx_alatch_35 ( .q(xrx_code_group[35]), .so(), .d(esr_mac_rxd[35]), .l1clk(rbc0_d), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
88 | cl_a1_alatch_4x xrx_alatch_34 ( .q(xrx_code_group[34]), .so(), .d(esr_mac_rxd[34]), .l1clk(rbc0_d), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
89 | cl_a1_alatch_4x xrx_alatch_33 ( .q(xrx_code_group[33]), .so(), .d(esr_mac_rxd[33]), .l1clk(rbc0_d), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
90 | cl_a1_alatch_4x xrx_alatch_32 ( .q(xrx_code_group[32]), .so(), .d(esr_mac_rxd[32]), .l1clk(rbc0_d), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
91 | cl_a1_alatch_4x xrx_alatch_31 ( .q(xrx_code_group[31]), .so(), .d(esr_mac_rxd[31]), .l1clk(rbc0_d), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
92 | cl_a1_alatch_4x xrx_alatch_30 ( .q(xrx_code_group[30]), .so(), .d(esr_mac_rxd[30]), .l1clk(rbc0_d), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
93 | cl_a1_alatch_4x xrx_alatch_29 ( .q(xrx_code_group[29]), .so(), .d(esr_mac_rxd[29]), .l1clk(rbc0_c), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
94 | cl_a1_alatch_4x xrx_alatch_28 ( .q(xrx_code_group[28]), .so(), .d(esr_mac_rxd[28]), .l1clk(rbc0_c), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
95 | cl_a1_alatch_4x xrx_alatch_27 ( .q(xrx_code_group[27]), .so(), .d(esr_mac_rxd[27]), .l1clk(rbc0_c), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
96 | cl_a1_alatch_4x xrx_alatch_26 ( .q(xrx_code_group[26]), .so(), .d(esr_mac_rxd[26]), .l1clk(rbc0_c), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
97 | cl_a1_alatch_4x xrx_alatch_25 ( .q(xrx_code_group[25]), .so(), .d(esr_mac_rxd[25]), .l1clk(rbc0_c), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
98 | cl_a1_alatch_4x xrx_alatch_24 ( .q(xrx_code_group[24]), .so(), .d(esr_mac_rxd[24]), .l1clk(rbc0_c), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
99 | cl_a1_alatch_4x xrx_alatch_23 ( .q(xrx_code_group[23]), .so(), .d(esr_mac_rxd[23]), .l1clk(rbc0_c), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
100 | cl_a1_alatch_4x xrx_alatch_22 ( .q(xrx_code_group[22]), .so(), .d(esr_mac_rxd[22]), .l1clk(rbc0_c), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
101 | cl_a1_alatch_4x xrx_alatch_21 ( .q(xrx_code_group[21]), .so(), .d(esr_mac_rxd[21]), .l1clk(rbc0_c), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
102 | cl_a1_alatch_4x xrx_alatch_20 ( .q(xrx_code_group[20]), .so(), .d(esr_mac_rxd[20]), .l1clk(rbc0_c), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
103 | cl_a1_alatch_4x xrx_alatch_19 ( .q(xrx_code_group[19]), .so(), .d(esr_mac_rxd[19]), .l1clk(rbc0_b), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
104 | cl_a1_alatch_4x xrx_alatch_18 ( .q(xrx_code_group[18]), .so(), .d(esr_mac_rxd[18]), .l1clk(rbc0_b), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
105 | cl_a1_alatch_4x xrx_alatch_17 ( .q(xrx_code_group[17]), .so(), .d(esr_mac_rxd[17]), .l1clk(rbc0_b), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
106 | cl_a1_alatch_4x xrx_alatch_16 ( .q(xrx_code_group[16]), .so(), .d(esr_mac_rxd[16]), .l1clk(rbc0_b), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
107 | cl_a1_alatch_4x xrx_alatch_15 ( .q(xrx_code_group[15]), .so(), .d(esr_mac_rxd[15]), .l1clk(rbc0_b), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
108 | cl_a1_alatch_4x xrx_alatch_14 ( .q(xrx_code_group[14]), .so(), .d(esr_mac_rxd[14]), .l1clk(rbc0_b), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
109 | cl_a1_alatch_4x xrx_alatch_13 ( .q(xrx_code_group[13]), .so(), .d(esr_mac_rxd[13]), .l1clk(rbc0_b), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
110 | cl_a1_alatch_4x xrx_alatch_12 ( .q(xrx_code_group[12]), .so(), .d(esr_mac_rxd[12]), .l1clk(rbc0_b), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
111 | cl_a1_alatch_4x xrx_alatch_11 ( .q(xrx_code_group[11]), .so(), .d(esr_mac_rxd[11]), .l1clk(rbc0_b), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
112 | cl_a1_alatch_4x xrx_alatch_10 ( .q(xrx_code_group[10]), .so(), .d(esr_mac_rxd[10]), .l1clk(rbc0_b), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
113 | cl_a1_alatch_4x xrx_alatch_9 ( .q(xrx_code_group[9 ]), .so(), .d(esr_mac_rxd[9 ]), .l1clk(rbc0_a), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
114 | cl_a1_alatch_4x xrx_alatch_8 ( .q(xrx_code_group[8 ]), .so(), .d(esr_mac_rxd[8 ]), .l1clk(rbc0_a), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
115 | cl_a1_alatch_4x xrx_alatch_7 ( .q(xrx_code_group[7 ]), .so(), .d(esr_mac_rxd[7 ]), .l1clk(rbc0_a), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
116 | cl_a1_alatch_4x xrx_alatch_6 ( .q(xrx_code_group[6 ]), .so(), .d(esr_mac_rxd[6 ]), .l1clk(rbc0_a), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
117 | cl_a1_alatch_4x xrx_alatch_5 ( .q(xrx_code_group[5 ]), .so(), .d(esr_mac_rxd[5 ]), .l1clk(rbc0_a), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
118 | cl_a1_alatch_4x xrx_alatch_4 ( .q(xrx_code_group[4 ]), .so(), .d(esr_mac_rxd[4 ]), .l1clk(rbc0_a), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
119 | cl_a1_alatch_4x xrx_alatch_3 ( .q(xrx_code_group[3 ]), .so(), .d(esr_mac_rxd[3 ]), .l1clk(rbc0_a), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
120 | cl_a1_alatch_4x xrx_alatch_2 ( .q(xrx_code_group[2 ]), .so(), .d(esr_mac_rxd[2 ]), .l1clk(rbc0_a), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
121 | cl_a1_alatch_4x xrx_alatch_1 ( .q(xrx_code_group[1 ]), .so(), .d(esr_mac_rxd[1 ]), .l1clk(rbc0_a), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
122 | cl_a1_alatch_4x xrx_alatch_0 ( .q(xrx_code_group[0 ]), .so(), .d(esr_mac_rxd[0 ]), .l1clk(rbc0_a), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
123 | ||
124 | // pcs | |
125 | cl_a1_alatch_4x rx_alatch_9 ( .q( rx_code_group[9 ]), .so(), .d(esr_mac_rxd[9 ]), .l1clk(rx_nbclk), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
126 | cl_a1_alatch_4x rx_alatch_8 ( .q( rx_code_group[8 ]), .so(), .d(esr_mac_rxd[8 ]), .l1clk(rx_nbclk), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
127 | cl_a1_alatch_4x rx_alatch_7 ( .q( rx_code_group[7 ]), .so(), .d(esr_mac_rxd[7 ]), .l1clk(rx_nbclk), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
128 | cl_a1_alatch_4x rx_alatch_6 ( .q( rx_code_group[6 ]), .so(), .d(esr_mac_rxd[6 ]), .l1clk(rx_nbclk), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
129 | cl_a1_alatch_4x rx_alatch_5 ( .q( rx_code_group[5 ]), .so(), .d(esr_mac_rxd[5 ]), .l1clk(rx_nbclk), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
130 | cl_a1_alatch_4x rx_alatch_4 ( .q( rx_code_group[4 ]), .so(), .d(esr_mac_rxd[4 ]), .l1clk(rx_nbclk), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
131 | cl_a1_alatch_4x rx_alatch_3 ( .q( rx_code_group[3 ]), .so(), .d(esr_mac_rxd[3 ]), .l1clk(rx_nbclk), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
132 | cl_a1_alatch_4x rx_alatch_2 ( .q( rx_code_group[2 ]), .so(), .d(esr_mac_rxd[2 ]), .l1clk(rx_nbclk), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
133 | cl_a1_alatch_4x rx_alatch_1 ( .q( rx_code_group[1 ]), .so(), .d(esr_mac_rxd[1 ]), .l1clk(rx_nbclk), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
134 | cl_a1_alatch_4x rx_alatch_0 ( .q( rx_code_group[0 ]), .so(), .d(esr_mac_rxd[0 ]), .l1clk(rx_nbclk), .si(1'b0), .siclk(1'b0), .soclk(1'b0), .se(tcu_scan_en) ); | |
135 | ||
136 | // vlint flag_null_instance_port on | |
137 | // vlint flag_unmatched_port_connect_in_inst on | |
138 | ||
139 | ||
140 | endmodule // n2_rxd_alatch | |
141 |