Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / design / sys / iop / niu / rtl / niu_rdmc_pri_encode_32.v
CommitLineData
86530b38
AT
1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: niu_rdmc_pri_encode_32.v
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35module niu_rdmc_pri_encode_32 (din,dout);
36
37input [15:0] din;
38output[15:0] dout;
39
40
41wire [15:0] req_in = din;
42
43
44wire[15:0] req_sel = {
45 req_in[15] & (req_in[14:0] == 15'b0),
46 req_in[14] & (req_in[13:0] == 14'b0),
47 req_in[13] & (req_in[12:0] == 13'b0),
48 req_in[12] & (req_in[11:0] == 12'b0),
49 req_in[11] & (req_in[10:0] == 11'b0),
50 req_in[10] & (req_in[9:0] == 10'b0),
51 req_in[9] & (req_in[8:0] == 9'b0),
52 req_in[8] & (req_in[7:0] == 8'b0),
53 req_in[7] & (req_in[6:0] == 7'b0),
54 req_in[6] & (req_in[5:0] == 6'b0),
55 req_in[5] & (req_in[4:0] == 5'b0),
56 req_in[4] & (req_in[3:0] == 4'b0),
57 req_in[3] & (req_in[2:0] == 3'b0),
58 req_in[2] & (req_in[1:0] == 2'b0),
59 req_in[1] & (req_in[0] == 1'b0),
60 req_in[0]};
61
62wire [15:0] dout = req_sel;
63
64endmodule