Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: niu_txc_ControlRegs.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | /********************************************************************* | |
36 | * | |
37 | * niu_txc_ControlRegs.v | |
38 | * | |
39 | * NIU Transmit Controller Deficit Round Robin Engine | |
40 | * | |
41 | * Orignal Author(s): Rahoul Puri | |
42 | * Modifier(s): | |
43 | * Project(s): Neptune | |
44 | * | |
45 | * Copyright (c) 2004 Sun Microsystems, Inc. | |
46 | * | |
47 | * All Rights Reserved. | |
48 | * | |
49 | * This verilog model is the confidential and proprietary property of | |
50 | * Sun Microsystems, Inc., and the possession or use of this model | |
51 | * requires a written license from Sun Microsystems, Inc. | |
52 | * | |
53 | **********************************************************************/ | |
54 | ||
55 | `include "timescale.v" | |
56 | ||
57 | module niu_txc_ControlRegs ( | |
58 | SysClk, | |
59 | Reset_L, | |
60 | niu_txc_interrupts, | |
61 | ||
62 | Slave_32BitMode, | |
63 | Slave_Read, // Slave Read & Write Bar | |
64 | Slave_Sel, // Slave Sel | |
65 | Slave_Addr, // Slave Address | |
66 | Slave_DataIn, // Slave Write Data | |
67 | Slave_Ack, // Slave PIO Ack | |
68 | Slave_Err, // Slave PIO Error | |
69 | Slave_DataOut, // Slave Read Data | |
70 | ||
71 | Txc_Enabled, | |
72 | MAC0_Enabled, | |
73 | MAC1_Enabled, | |
74 | `ifdef NEPTUNE | |
75 | MAC2_Enabled, | |
76 | MAC3_Enabled, | |
77 | `endif | |
78 | FlushEngine, | |
79 | ||
80 | Port0_TidsInUse, | |
81 | Port0_DuplicateTid, | |
82 | Port0_UnInitializedTID, | |
83 | Port0_TimedoutTids, | |
84 | Port0_ReOrderStateLogic, | |
85 | Port0_ReOrderStateControl, | |
86 | Port0_ReOrderStateData0, | |
87 | Port0_ReOrderStateData1, | |
88 | Port0_ReOrderStateData2, | |
89 | Port0_ReOrderStateData3, | |
90 | Port0_WrTidsInUse, | |
91 | Port0_WrDuplicateTid, | |
92 | Port0_WrUnInitializedTID, | |
93 | Port0_WrTimedoutTids, | |
94 | Port0_WrReOrderStateLogic, | |
95 | Port0_WrReOrderStateControl, | |
96 | Port0_WrReOrderStateData0, | |
97 | Port0_WrReOrderStateData1, | |
98 | Port0_WrReOrderStateData2, | |
99 | Port0_WrReOrderStateData3, | |
100 | Port0_PioDataIn, | |
101 | Port0_ReOrder_ECC_State, | |
102 | Port0_StoreForward_ECC_State, | |
103 | Port0_ReOrder_EccData, | |
104 | Port0_StoreForward_EccData, | |
105 | Port0_ReOrder_ClearEccError, | |
106 | Port0_WrReOrderEccState, | |
107 | Port0_WrReOrderEccData0, | |
108 | Port0_WrReOrderEccData1, | |
109 | Port0_WrReOrderEccData2, | |
110 | Port0_WrReOrderEccData3, | |
111 | Port0_WrReOrderEccData4, | |
112 | Port0_StoreForward_ClearEccError, | |
113 | Port0_WrStoreForwardEccState, | |
114 | Port0_WrStoreForwardEccData0, | |
115 | Port0_WrStoreForwardEccData1, | |
116 | Port0_WrStoreForwardEccData2, | |
117 | Port0_WrStoreForwardEccData3, | |
118 | Port0_WrStoreForwardEccData4, | |
119 | Port0_PacketAssyDead, | |
120 | Port0_ReOrder_Error, | |
121 | Port0_ReOrderEccControl, | |
122 | Port0_StoreForwardEccControl, | |
123 | Port0_ClrMaxBurst, | |
124 | Port0_UpdateDMA, | |
125 | Port0_UpdateDMALength, | |
126 | Port0_UpdateDMANumber, | |
127 | Port0_ClearStatistics, | |
128 | Port0_WrPacketStuffed, | |
129 | Port0_WrPacketXmitted, | |
130 | Port0_WrPacketRequested, | |
131 | Port0_GatherRequestCount, | |
132 | Port0_PacketRequestCount, | |
133 | Port0_PktErrAbortCount, | |
134 | Port0_ReOrdersStuffed, | |
135 | Port0_PacketsStuffed, | |
136 | Port0_PacketsTransmitted, | |
137 | Port0_BytesTransmitted, | |
138 | Port0_MaxReorderNumber, | |
139 | Port0_DMA_List, | |
140 | ||
141 | Port1_TidsInUse, | |
142 | Port1_DuplicateTid, | |
143 | Port1_UnInitializedTID, | |
144 | Port1_TimedoutTids, | |
145 | Port1_ReOrderStateLogic, | |
146 | Port1_ReOrderStateControl, | |
147 | Port1_ReOrderStateData0, | |
148 | Port1_ReOrderStateData1, | |
149 | Port1_ReOrderStateData2, | |
150 | Port1_ReOrderStateData3, | |
151 | Port1_WrTidsInUse, | |
152 | Port1_WrDuplicateTid, | |
153 | Port1_WrUnInitializedTID, | |
154 | Port1_WrTimedoutTids, | |
155 | Port1_WrReOrderStateLogic, | |
156 | Port1_WrReOrderStateControl, | |
157 | Port1_WrReOrderStateData0, | |
158 | Port1_WrReOrderStateData1, | |
159 | Port1_WrReOrderStateData2, | |
160 | Port1_WrReOrderStateData3, | |
161 | Port1_PioDataIn, | |
162 | Port1_ReOrder_ECC_State, | |
163 | Port1_StoreForward_ECC_State, | |
164 | Port1_ReOrder_EccData, | |
165 | Port1_StoreForward_EccData, | |
166 | Port1_ReOrder_ClearEccError, | |
167 | Port1_WrReOrderEccState, | |
168 | Port1_WrReOrderEccData0, | |
169 | Port1_WrReOrderEccData1, | |
170 | Port1_WrReOrderEccData2, | |
171 | Port1_WrReOrderEccData3, | |
172 | Port1_WrReOrderEccData4, | |
173 | Port1_StoreForward_ClearEccError, | |
174 | Port1_WrStoreForwardEccState, | |
175 | Port1_WrStoreForwardEccData0, | |
176 | Port1_WrStoreForwardEccData1, | |
177 | Port1_WrStoreForwardEccData2, | |
178 | Port1_WrStoreForwardEccData3, | |
179 | Port1_WrStoreForwardEccData4, | |
180 | Port1_PacketAssyDead, | |
181 | Port1_ReOrder_Error, | |
182 | Port1_ReOrderEccControl, | |
183 | Port1_StoreForwardEccControl, | |
184 | Port1_ClrMaxBurst, | |
185 | Port1_UpdateDMA, | |
186 | Port1_UpdateDMALength, | |
187 | Port1_UpdateDMANumber, | |
188 | Port1_ClearStatistics, | |
189 | Port1_WrPacketStuffed, | |
190 | Port1_WrPacketXmitted, | |
191 | Port1_WrPacketRequested, | |
192 | Port1_GatherRequestCount, | |
193 | Port1_PacketRequestCount, | |
194 | Port1_PktErrAbortCount, | |
195 | Port1_ReOrdersStuffed, | |
196 | Port1_PacketsStuffed, | |
197 | Port1_PacketsTransmitted, | |
198 | Port1_BytesTransmitted, | |
199 | Port1_MaxReorderNumber, | |
200 | Port1_DMA_List, | |
201 | ||
202 | `ifdef NEPTUNE | |
203 | Port2_TidsInUse, | |
204 | Port2_DuplicateTid, | |
205 | Port2_UnInitializedTID, | |
206 | Port2_TimedoutTids, | |
207 | Port2_ReOrderStateLogic, | |
208 | Port2_ReOrderStateControl, | |
209 | Port2_ReOrderStateData0, | |
210 | Port2_ReOrderStateData1, | |
211 | Port2_ReOrderStateData2, | |
212 | Port2_ReOrderStateData3, | |
213 | Port2_WrTidsInUse, | |
214 | Port2_WrDuplicateTid, | |
215 | Port2_WrUnInitializedTID, | |
216 | Port2_WrTimedoutTids, | |
217 | Port2_WrReOrderStateLogic, | |
218 | Port2_WrReOrderStateControl, | |
219 | Port2_WrReOrderStateData0, | |
220 | Port2_WrReOrderStateData1, | |
221 | Port2_WrReOrderStateData2, | |
222 | Port2_WrReOrderStateData3, | |
223 | Port2_PioDataIn, | |
224 | Port2_ReOrder_ECC_State, | |
225 | Port2_StoreForward_ECC_State, | |
226 | Port2_ReOrder_EccData, | |
227 | Port2_StoreForward_EccData, | |
228 | Port2_ReOrder_ClearEccError, | |
229 | Port2_WrReOrderEccState, | |
230 | Port2_WrReOrderEccData0, | |
231 | Port2_WrReOrderEccData1, | |
232 | Port2_WrReOrderEccData2, | |
233 | Port2_WrReOrderEccData3, | |
234 | Port2_WrReOrderEccData4, | |
235 | Port2_StoreForward_ClearEccError, | |
236 | Port2_WrStoreForwardEccState, | |
237 | Port2_WrStoreForwardEccData0, | |
238 | Port2_WrStoreForwardEccData1, | |
239 | Port2_WrStoreForwardEccData2, | |
240 | Port2_WrStoreForwardEccData3, | |
241 | Port2_WrStoreForwardEccData4, | |
242 | Port2_PacketAssyDead, | |
243 | Port2_ReOrder_Error, | |
244 | Port2_ReOrderEccControl, | |
245 | Port2_StoreForwardEccControl, | |
246 | Port2_ClrMaxBurst, | |
247 | Port2_UpdateDMA, | |
248 | Port2_UpdateDMALength, | |
249 | Port2_UpdateDMANumber, | |
250 | Port2_ClearStatistics, | |
251 | Port2_WrPacketStuffed, | |
252 | Port2_WrPacketXmitted, | |
253 | Port2_WrPacketRequested, | |
254 | Port2_GatherRequestCount, | |
255 | Port2_PacketRequestCount, | |
256 | Port2_PktErrAbortCount, | |
257 | Port2_ReOrdersStuffed, | |
258 | Port2_PacketsStuffed, | |
259 | Port2_PacketsTransmitted, | |
260 | Port2_BytesTransmitted, | |
261 | Port2_MaxReorderNumber, | |
262 | Port2_DMA_List, | |
263 | ||
264 | Port3_TidsInUse, | |
265 | Port3_DuplicateTid, | |
266 | Port3_UnInitializedTID, | |
267 | Port3_TimedoutTids, | |
268 | Port3_ReOrderStateLogic, | |
269 | Port3_ReOrderStateControl, | |
270 | Port3_ReOrderStateData0, | |
271 | Port3_ReOrderStateData1, | |
272 | Port3_ReOrderStateData2, | |
273 | Port3_ReOrderStateData3, | |
274 | Port3_WrTidsInUse, | |
275 | Port3_WrDuplicateTid, | |
276 | Port3_WrUnInitializedTID, | |
277 | Port3_WrTimedoutTids, | |
278 | Port3_WrReOrderStateLogic, | |
279 | Port3_WrReOrderStateControl, | |
280 | Port3_WrReOrderStateData0, | |
281 | Port3_WrReOrderStateData1, | |
282 | Port3_WrReOrderStateData2, | |
283 | Port3_WrReOrderStateData3, | |
284 | Port3_PioDataIn, | |
285 | Port3_ReOrder_ECC_State, | |
286 | Port3_StoreForward_ECC_State, | |
287 | Port3_ReOrder_EccData, | |
288 | Port3_StoreForward_EccData, | |
289 | Port3_ReOrder_ClearEccError, | |
290 | Port3_WrReOrderEccState, | |
291 | Port3_WrReOrderEccData0, | |
292 | Port3_WrReOrderEccData1, | |
293 | Port3_WrReOrderEccData2, | |
294 | Port3_WrReOrderEccData3, | |
295 | Port3_WrReOrderEccData4, | |
296 | Port3_StoreForward_ClearEccError, | |
297 | Port3_WrStoreForwardEccState, | |
298 | Port3_WrStoreForwardEccData0, | |
299 | Port3_WrStoreForwardEccData1, | |
300 | Port3_WrStoreForwardEccData2, | |
301 | Port3_WrStoreForwardEccData3, | |
302 | Port3_WrStoreForwardEccData4, | |
303 | Port3_PacketAssyDead, | |
304 | Port3_ReOrder_Error, | |
305 | Port3_ReOrderEccControl, | |
306 | Port3_StoreForwardEccControl, | |
307 | Port3_ClrMaxBurst, | |
308 | Port3_UpdateDMA, | |
309 | Port3_UpdateDMALength, | |
310 | Port3_UpdateDMANumber, | |
311 | Port3_ClearStatistics, | |
312 | Port3_WrPacketStuffed, | |
313 | Port3_WrPacketXmitted, | |
314 | Port3_WrPacketRequested, | |
315 | Port3_GatherRequestCount, | |
316 | Port3_PacketRequestCount, | |
317 | Port3_PktErrAbortCount, | |
318 | Port3_ReOrdersStuffed, | |
319 | Port3_PacketsStuffed, | |
320 | Port3_PacketsTransmitted, | |
321 | Port3_BytesTransmitted, | |
322 | Port3_MaxReorderNumber, | |
323 | Port3_DMA_List, | |
324 | `endif | |
325 | ||
326 | DMA0_NewMaxBurst, | |
327 | DMA1_NewMaxBurst, | |
328 | DMA2_NewMaxBurst, | |
329 | DMA3_NewMaxBurst, | |
330 | DMA4_NewMaxBurst, | |
331 | DMA5_NewMaxBurst, | |
332 | DMA6_NewMaxBurst, | |
333 | DMA7_NewMaxBurst, | |
334 | DMA8_NewMaxBurst, | |
335 | DMA9_NewMaxBurst, | |
336 | DMA10_NewMaxBurst, | |
337 | DMA11_NewMaxBurst, | |
338 | DMA12_NewMaxBurst, | |
339 | DMA13_NewMaxBurst, | |
340 | DMA14_NewMaxBurst, | |
341 | DMA15_NewMaxBurst, | |
342 | DMA0_MaxBurst, | |
343 | DMA1_MaxBurst, | |
344 | DMA2_MaxBurst, | |
345 | DMA3_MaxBurst, | |
346 | DMA4_MaxBurst, | |
347 | DMA5_MaxBurst, | |
348 | DMA6_MaxBurst, | |
349 | DMA7_MaxBurst, | |
350 | DMA8_MaxBurst, | |
351 | DMA9_MaxBurst, | |
352 | DMA10_MaxBurst, | |
353 | DMA11_MaxBurst, | |
354 | DMA12_MaxBurst, | |
355 | DMA13_MaxBurst, | |
356 | DMA14_MaxBurst, | |
357 | DMA15_MaxBurst, | |
358 | ||
359 | DMA16_NewMaxBurst, | |
360 | DMA17_NewMaxBurst, | |
361 | DMA18_NewMaxBurst, | |
362 | DMA19_NewMaxBurst, | |
363 | DMA20_NewMaxBurst, | |
364 | DMA21_NewMaxBurst, | |
365 | DMA22_NewMaxBurst, | |
366 | DMA23_NewMaxBurst, | |
367 | DMA16_MaxBurst, | |
368 | DMA17_MaxBurst, | |
369 | DMA18_MaxBurst, | |
370 | DMA19_MaxBurst, | |
371 | DMA20_MaxBurst, | |
372 | DMA21_MaxBurst, | |
373 | DMA22_MaxBurst, | |
374 | DMA23_MaxBurst, | |
375 | ||
376 | Debug_Select, | |
377 | TrainingVector | |
378 | ); | |
379 | ||
380 | // Include Header Files | |
381 | `include "txc_defines.h" | |
382 | `include "niu_txc_reg_defines.h" | |
383 | ||
384 | // Global Signals | |
385 | input SysClk; | |
386 | input Reset_L; | |
387 | ||
388 | // Interrupts Interface | |
389 | output niu_txc_interrupts; | |
390 | ||
391 | // Slave Interface | |
392 | input Slave_32BitMode; | |
393 | input Slave_Read; | |
394 | input Slave_Sel; | |
395 | input [19:0] Slave_Addr; | |
396 | input [31:0] Slave_DataIn; | |
397 | ||
398 | output Slave_Ack; | |
399 | output Slave_Err; | |
400 | output [63:0] Slave_DataOut; | |
401 | ||
402 | // | |
403 | output Txc_Enabled; | |
404 | output MAC0_Enabled; | |
405 | output MAC1_Enabled; | |
406 | output FlushEngine; | |
407 | output [5:0] Debug_Select; | |
408 | output [31:0] TrainingVector; | |
409 | ||
410 | `ifdef NEPTUNE | |
411 | output MAC2_Enabled; | |
412 | output MAC3_Enabled; | |
413 | `endif | |
414 | ||
415 | /*--------------------------------------------------------------*/ | |
416 | // Port 0 Registers | |
417 | /*--------------------------------------------------------------*/ | |
418 | // Port 0 ReOrder PIO Control Registers | |
419 | input [31:0] Port0_TidsInUse; | |
420 | input [31:0] Port0_DuplicateTid; | |
421 | input [31:0] Port0_UnInitializedTID; | |
422 | input [31:0] Port0_TimedoutTids; | |
423 | input [31:0] Port0_ReOrderStateLogic; | |
424 | input [31:0] Port0_ReOrderStateControl; | |
425 | input [31:0] Port0_ReOrderStateData0; | |
426 | input [31:0] Port0_ReOrderStateData1; | |
427 | input [31:0] Port0_ReOrderStateData2; | |
428 | input [31:0] Port0_ReOrderStateData3; | |
429 | ||
430 | output Port0_WrTidsInUse; | |
431 | output Port0_WrDuplicateTid; | |
432 | output Port0_WrUnInitializedTID; | |
433 | output Port0_WrTimedoutTids; | |
434 | output Port0_WrReOrderStateLogic; | |
435 | output Port0_WrReOrderStateControl; | |
436 | output Port0_WrReOrderStateData0; | |
437 | output Port0_WrReOrderStateData1; | |
438 | output Port0_WrReOrderStateData2; | |
439 | output Port0_WrReOrderStateData3; | |
440 | output [31:0] Port0_PioDataIn; | |
441 | ||
442 | // ECC Error Reporting PIO Control Registers | |
443 | input [31:0] Port0_ReOrder_ECC_State; | |
444 | input [31:0] Port0_StoreForward_ECC_State; | |
445 | input [151:0] Port0_ReOrder_EccData; | |
446 | input [151:0] Port0_StoreForward_EccData; | |
447 | ||
448 | output Port0_ReOrder_ClearEccError; | |
449 | output Port0_WrReOrderEccState; | |
450 | output Port0_WrReOrderEccData0; | |
451 | output Port0_WrReOrderEccData1; | |
452 | output Port0_WrReOrderEccData2; | |
453 | output Port0_WrReOrderEccData3; | |
454 | output Port0_WrReOrderEccData4; | |
455 | output Port0_StoreForward_ClearEccError; | |
456 | output Port0_WrStoreForwardEccState; | |
457 | output Port0_WrStoreForwardEccData0; | |
458 | output Port0_WrStoreForwardEccData1; | |
459 | output Port0_WrStoreForwardEccData2; | |
460 | output Port0_WrStoreForwardEccData3; | |
461 | output Port0_WrStoreForwardEccData4; | |
462 | ||
463 | // ECC Control & Status Registers | |
464 | input Port0_PacketAssyDead; | |
465 | input Port0_ReOrder_Error; | |
466 | ||
467 | output [31:0] Port0_ReOrderEccControl; | |
468 | output [31:0] Port0_StoreForwardEccControl; | |
469 | ||
470 | // Diagnostics Control Registers | |
471 | input [3:0] Port0_GatherRequestCount; | |
472 | input [11:0] Port0_PacketRequestCount; | |
473 | input [15:0] Port0_PktErrAbortCount; | |
474 | input [15:0] Port0_ReOrdersStuffed; | |
475 | input [15:0] Port0_PacketsStuffed; | |
476 | input [15:0] Port0_PacketsTransmitted; | |
477 | input [15:0] Port0_BytesTransmitted; | |
478 | ||
479 | output Port0_ClearStatistics; | |
480 | output Port0_WrPacketStuffed; | |
481 | output Port0_WrPacketXmitted; | |
482 | output Port0_WrPacketRequested; | |
483 | ||
484 | // Control Registers | |
485 | input Port0_ClrMaxBurst; | |
486 | input Port0_UpdateDMA; | |
487 | input [13:0] Port0_UpdateDMALength; | |
488 | input [23:0] Port0_UpdateDMANumber; | |
489 | ||
490 | output [3:0] Port0_MaxReorderNumber; | |
491 | output [23:0] Port0_DMA_List; | |
492 | ||
493 | /*--------------------------------------------------------------*/ | |
494 | // Port 1 Registers | |
495 | /*--------------------------------------------------------------*/ | |
496 | // ReOrder PIO Control Registers | |
497 | input [31:0] Port1_TidsInUse; | |
498 | input [31:0] Port1_DuplicateTid; | |
499 | input [31:0] Port1_UnInitializedTID; | |
500 | input [31:0] Port1_TimedoutTids; | |
501 | input [31:0] Port1_ReOrderStateLogic; | |
502 | input [31:0] Port1_ReOrderStateControl; | |
503 | input [31:0] Port1_ReOrderStateData0; | |
504 | input [31:0] Port1_ReOrderStateData1; | |
505 | input [31:0] Port1_ReOrderStateData2; | |
506 | input [31:0] Port1_ReOrderStateData3; | |
507 | ||
508 | output Port1_WrTidsInUse; | |
509 | output Port1_WrDuplicateTid; | |
510 | output Port1_WrUnInitializedTID; | |
511 | output Port1_WrTimedoutTids; | |
512 | output Port1_WrReOrderStateLogic; | |
513 | output Port1_WrReOrderStateControl; | |
514 | output Port1_WrReOrderStateData0; | |
515 | output Port1_WrReOrderStateData1; | |
516 | output Port1_WrReOrderStateData2; | |
517 | output Port1_WrReOrderStateData3; | |
518 | output [31:0] Port1_PioDataIn; | |
519 | ||
520 | // ECC Error Reporting PIO Control Registers | |
521 | input [31:0] Port1_ReOrder_ECC_State; | |
522 | input [31:0] Port1_StoreForward_ECC_State; | |
523 | input [151:0] Port1_ReOrder_EccData; | |
524 | input [151:0] Port1_StoreForward_EccData; | |
525 | ||
526 | output Port1_ReOrder_ClearEccError; | |
527 | output Port1_WrReOrderEccState; | |
528 | output Port1_WrReOrderEccData0; | |
529 | output Port1_WrReOrderEccData1; | |
530 | output Port1_WrReOrderEccData2; | |
531 | output Port1_WrReOrderEccData3; | |
532 | output Port1_WrReOrderEccData4; | |
533 | output Port1_StoreForward_ClearEccError; | |
534 | output Port1_WrStoreForwardEccState; | |
535 | output Port1_WrStoreForwardEccData0; | |
536 | output Port1_WrStoreForwardEccData1; | |
537 | output Port1_WrStoreForwardEccData2; | |
538 | output Port1_WrStoreForwardEccData3; | |
539 | output Port1_WrStoreForwardEccData4; | |
540 | ||
541 | // ECC Control & Status Registers | |
542 | input Port1_PacketAssyDead; | |
543 | input Port1_ReOrder_Error; | |
544 | ||
545 | output [31:0] Port1_ReOrderEccControl; | |
546 | output [31:0] Port1_StoreForwardEccControl; | |
547 | ||
548 | // Diagnostics Control Registers | |
549 | input [3:0] Port1_GatherRequestCount; | |
550 | input [11:0] Port1_PacketRequestCount; | |
551 | input [15:0] Port1_PktErrAbortCount; | |
552 | input [15:0] Port1_ReOrdersStuffed; | |
553 | input [15:0] Port1_PacketsStuffed; | |
554 | input [15:0] Port1_PacketsTransmitted; | |
555 | input [15:0] Port1_BytesTransmitted; | |
556 | ||
557 | output Port1_ClearStatistics; | |
558 | output Port1_WrPacketStuffed; | |
559 | output Port1_WrPacketXmitted; | |
560 | output Port1_WrPacketRequested; | |
561 | ||
562 | // Control Registers | |
563 | input Port1_ClrMaxBurst; | |
564 | input Port1_UpdateDMA; | |
565 | input [13:0] Port1_UpdateDMALength; | |
566 | input [23:0] Port1_UpdateDMANumber; | |
567 | ||
568 | output [3:0] Port1_MaxReorderNumber; | |
569 | output [23:0] Port1_DMA_List; | |
570 | ||
571 | /*--------------------------------------------------------------*/ | |
572 | // Port 2 Registers | |
573 | /*--------------------------------------------------------------*/ | |
574 | `ifdef NEPTUNE | |
575 | // ReOrder PIO Control Registers | |
576 | input [31:0] Port2_TidsInUse; | |
577 | input [31:0] Port2_DuplicateTid; | |
578 | input [31:0] Port2_UnInitializedTID; | |
579 | input [31:0] Port2_TimedoutTids; | |
580 | input [31:0] Port2_ReOrderStateLogic; | |
581 | input [31:0] Port2_ReOrderStateControl; | |
582 | input [31:0] Port2_ReOrderStateData0; | |
583 | input [31:0] Port2_ReOrderStateData1; | |
584 | input [31:0] Port2_ReOrderStateData2; | |
585 | input [31:0] Port2_ReOrderStateData3; | |
586 | ||
587 | output Port2_WrTidsInUse; | |
588 | output Port2_WrDuplicateTid; | |
589 | output Port2_WrUnInitializedTID; | |
590 | output Port2_WrTimedoutTids; | |
591 | output Port2_WrReOrderStateLogic; | |
592 | output Port2_WrReOrderStateControl; | |
593 | output Port2_WrReOrderStateData0; | |
594 | output Port2_WrReOrderStateData1; | |
595 | output Port2_WrReOrderStateData2; | |
596 | output Port2_WrReOrderStateData3; | |
597 | output [31:0] Port2_PioDataIn; | |
598 | ||
599 | // ECC Error Reporting PIO Control Registers | |
600 | input [31:0] Port2_ReOrder_ECC_State; | |
601 | input [31:0] Port2_StoreForward_ECC_State; | |
602 | input [151:0] Port2_ReOrder_EccData; | |
603 | input [151:0] Port2_StoreForward_EccData; | |
604 | ||
605 | output Port2_ReOrder_ClearEccError; | |
606 | output Port2_WrReOrderEccState; | |
607 | output Port2_WrReOrderEccData0; | |
608 | output Port2_WrReOrderEccData1; | |
609 | output Port2_WrReOrderEccData2; | |
610 | output Port2_WrReOrderEccData3; | |
611 | output Port2_WrReOrderEccData4; | |
612 | output Port2_StoreForward_ClearEccError; | |
613 | output Port2_WrStoreForwardEccState; | |
614 | output Port2_WrStoreForwardEccData0; | |
615 | output Port2_WrStoreForwardEccData1; | |
616 | output Port2_WrStoreForwardEccData2; | |
617 | output Port2_WrStoreForwardEccData3; | |
618 | output Port2_WrStoreForwardEccData4; | |
619 | ||
620 | // ECC Control & Status Registers | |
621 | input Port2_PacketAssyDead; | |
622 | input Port2_ReOrder_Error; | |
623 | ||
624 | output [31:0] Port2_ReOrderEccControl; | |
625 | output [31:0] Port2_StoreForwardEccControl; | |
626 | ||
627 | // Diagnostics Control Registers | |
628 | input [3:0] Port2_GatherRequestCount; | |
629 | input [11:0] Port2_PacketRequestCount; | |
630 | input [15:0] Port2_PktErrAbortCount; | |
631 | input [15:0] Port2_ReOrdersStuffed; | |
632 | input [15:0] Port2_PacketsStuffed; | |
633 | input [15:0] Port2_PacketsTransmitted; | |
634 | input [15:0] Port2_BytesTransmitted; | |
635 | ||
636 | output Port2_ClearStatistics; | |
637 | output Port2_WrPacketStuffed; | |
638 | output Port2_WrPacketXmitted; | |
639 | output Port2_WrPacketRequested; | |
640 | ||
641 | // Control Registers | |
642 | input Port2_ClrMaxBurst; | |
643 | input Port2_UpdateDMA; | |
644 | input [13:0] Port2_UpdateDMALength; | |
645 | input [23:0] Port2_UpdateDMANumber; | |
646 | ||
647 | output [3:0] Port2_MaxReorderNumber; | |
648 | output [23:0] Port2_DMA_List; | |
649 | ||
650 | /*--------------------------------------------------------------*/ | |
651 | // Port 3 Registers | |
652 | /*--------------------------------------------------------------*/ | |
653 | // ReOrder PIO Control Registers | |
654 | input [31:0] Port3_TidsInUse; | |
655 | input [31:0] Port3_DuplicateTid; | |
656 | input [31:0] Port3_UnInitializedTID; | |
657 | input [31:0] Port3_TimedoutTids; | |
658 | input [31:0] Port3_ReOrderStateLogic; | |
659 | input [31:0] Port3_ReOrderStateControl; | |
660 | input [31:0] Port3_ReOrderStateData0; | |
661 | input [31:0] Port3_ReOrderStateData1; | |
662 | input [31:0] Port3_ReOrderStateData2; | |
663 | input [31:0] Port3_ReOrderStateData3; | |
664 | ||
665 | output Port3_WrTidsInUse; | |
666 | output Port3_WrDuplicateTid; | |
667 | output Port3_WrUnInitializedTID; | |
668 | output Port3_WrTimedoutTids; | |
669 | output Port3_WrReOrderStateLogic; | |
670 | output Port3_WrReOrderStateControl; | |
671 | output Port3_WrReOrderStateData0; | |
672 | output Port3_WrReOrderStateData1; | |
673 | output Port3_WrReOrderStateData2; | |
674 | output Port3_WrReOrderStateData3; | |
675 | output [31:0] Port3_PioDataIn; | |
676 | ||
677 | // ECC Error Reporting PIO Control Registers | |
678 | input [31:0] Port3_ReOrder_ECC_State; | |
679 | input [31:0] Port3_StoreForward_ECC_State; | |
680 | input [151:0] Port3_ReOrder_EccData; | |
681 | input [151:0] Port3_StoreForward_EccData; | |
682 | ||
683 | output Port3_ReOrder_ClearEccError; | |
684 | output Port3_WrReOrderEccState; | |
685 | output Port3_WrReOrderEccData0; | |
686 | output Port3_WrReOrderEccData1; | |
687 | output Port3_WrReOrderEccData2; | |
688 | output Port3_WrReOrderEccData3; | |
689 | output Port3_WrReOrderEccData4; | |
690 | output Port3_StoreForward_ClearEccError; | |
691 | output Port3_WrStoreForwardEccState; | |
692 | output Port3_WrStoreForwardEccData0; | |
693 | output Port3_WrStoreForwardEccData1; | |
694 | output Port3_WrStoreForwardEccData2; | |
695 | output Port3_WrStoreForwardEccData3; | |
696 | output Port3_WrStoreForwardEccData4; | |
697 | ||
698 | // ECC Control & Status Registers | |
699 | input Port3_PacketAssyDead; | |
700 | input Port3_ReOrder_Error; | |
701 | ||
702 | output [31:0] Port3_ReOrderEccControl; | |
703 | output [31:0] Port3_StoreForwardEccControl; | |
704 | ||
705 | // Diagnostics Control Registers | |
706 | input [3:0] Port3_GatherRequestCount; | |
707 | input [11:0] Port3_PacketRequestCount; | |
708 | input [15:0] Port3_PktErrAbortCount; | |
709 | input [15:0] Port3_ReOrdersStuffed; | |
710 | input [15:0] Port3_PacketsStuffed; | |
711 | input [15:0] Port3_PacketsTransmitted; | |
712 | input [15:0] Port3_BytesTransmitted; | |
713 | ||
714 | output Port3_ClearStatistics; | |
715 | output Port3_WrPacketStuffed; | |
716 | output Port3_WrPacketXmitted; | |
717 | output Port3_WrPacketRequested; | |
718 | ||
719 | // Control Registers | |
720 | input Port3_ClrMaxBurst; | |
721 | input Port3_UpdateDMA; | |
722 | input [13:0] Port3_UpdateDMALength; | |
723 | input [23:0] Port3_UpdateDMANumber; | |
724 | ||
725 | output [3:0] Port3_MaxReorderNumber; | |
726 | output [23:0] Port3_DMA_List; | |
727 | ||
728 | `endif | |
729 | /*--------------------------------------------------------------*/ | |
730 | // Port 3 Registers | |
731 | /*--------------------------------------------------------------*/ | |
732 | output DMA0_NewMaxBurst; | |
733 | output DMA1_NewMaxBurst; | |
734 | output DMA2_NewMaxBurst; | |
735 | output DMA3_NewMaxBurst; | |
736 | output DMA4_NewMaxBurst; | |
737 | output DMA5_NewMaxBurst; | |
738 | output DMA6_NewMaxBurst; | |
739 | output DMA7_NewMaxBurst; | |
740 | output DMA8_NewMaxBurst; | |
741 | output DMA9_NewMaxBurst; | |
742 | output DMA10_NewMaxBurst; | |
743 | output DMA11_NewMaxBurst; | |
744 | output DMA12_NewMaxBurst; | |
745 | output DMA13_NewMaxBurst; | |
746 | output DMA14_NewMaxBurst; | |
747 | output DMA15_NewMaxBurst; | |
748 | output [19:0] DMA0_MaxBurst; | |
749 | output [19:0] DMA1_MaxBurst; | |
750 | output [19:0] DMA2_MaxBurst; | |
751 | output [19:0] DMA3_MaxBurst; | |
752 | output [19:0] DMA4_MaxBurst; | |
753 | output [19:0] DMA5_MaxBurst; | |
754 | output [19:0] DMA6_MaxBurst; | |
755 | output [19:0] DMA7_MaxBurst; | |
756 | output [19:0] DMA8_MaxBurst; | |
757 | output [19:0] DMA9_MaxBurst; | |
758 | output [19:0] DMA10_MaxBurst; | |
759 | output [19:0] DMA11_MaxBurst; | |
760 | output [19:0] DMA12_MaxBurst; | |
761 | output [19:0] DMA13_MaxBurst; | |
762 | output [19:0] DMA14_MaxBurst; | |
763 | ||
764 | output DMA16_NewMaxBurst; | |
765 | output DMA17_NewMaxBurst; | |
766 | output DMA18_NewMaxBurst; | |
767 | output DMA19_NewMaxBurst; | |
768 | output DMA20_NewMaxBurst; | |
769 | output DMA21_NewMaxBurst; | |
770 | output DMA22_NewMaxBurst; | |
771 | output DMA23_NewMaxBurst; | |
772 | output [19:0] DMA15_MaxBurst; | |
773 | output [19:0] DMA16_MaxBurst; | |
774 | output [19:0] DMA17_MaxBurst; | |
775 | output [19:0] DMA18_MaxBurst; | |
776 | output [19:0] DMA19_MaxBurst; | |
777 | output [19:0] DMA20_MaxBurst; | |
778 | output [19:0] DMA21_MaxBurst; | |
779 | output [19:0] DMA22_MaxBurst; | |
780 | output [19:0] DMA23_MaxBurst; | |
781 | ||
782 | /*--------------------------------------------------------------*/ | |
783 | // Wires & Registers | |
784 | /*--------------------------------------------------------------*/ | |
785 | wire slaveStrobe; | |
786 | wire posEdgeWritePort0; | |
787 | wire read_Port0_Register; | |
788 | wire write_Port0_Register; | |
789 | wire read_DMA0_Register; | |
790 | wire read_DMA1_Register; | |
791 | wire read_DMA2_Register; | |
792 | wire read_DMA3_Register; | |
793 | wire read_DMA4_Register; | |
794 | wire read_DMA5_Register; | |
795 | wire read_DMA6_Register; | |
796 | wire read_DMA7_Register; | |
797 | wire read_DMA8_Register; | |
798 | wire read_DMA9_Register; | |
799 | wire read_DMA10_Register; | |
800 | wire read_DMA11_Register; | |
801 | wire read_DMA12_Register; | |
802 | wire read_DMA13_Register; | |
803 | wire read_DMA14_Register; | |
804 | wire read_DMA15_Register; | |
805 | wire write_DMA0_Register; | |
806 | wire write_DMA1_Register; | |
807 | wire write_DMA2_Register; | |
808 | wire write_DMA3_Register; | |
809 | wire write_DMA4_Register; | |
810 | wire write_DMA5_Register; | |
811 | wire write_DMA6_Register; | |
812 | wire write_DMA7_Register; | |
813 | wire write_DMA8_Register; | |
814 | wire write_DMA9_Register; | |
815 | wire write_DMA10_Register; | |
816 | wire write_DMA11_Register; | |
817 | wire write_DMA12_Register; | |
818 | wire write_DMA13_Register; | |
819 | wire write_DMA14_Register; | |
820 | wire write_DMA15_Register; | |
821 | wire [8:2] slaveAddrB1; | |
822 | wire [11:2] slaveAddrB0; | |
823 | wire [31:0] dMA0to3_Slave_Data; | |
824 | wire [31:0] dMA4to7_Slave_Data; | |
825 | wire [31:0] dMA8to11_Slave_Data; | |
826 | wire [31:0] dMA12to15_Slave_Data; | |
827 | wire [31:0] port0to1_Slave_Data; | |
828 | wire [31:0] slaveDataIn; | |
829 | ||
830 | ||
831 | `ifdef NEPTUNE | |
832 | wire posEdgeWritePort2; | |
833 | wire read_Port2_Register; | |
834 | wire write_Port2_Register; | |
835 | wire read_DMA16_Register; | |
836 | wire read_DMA17_Register; | |
837 | wire read_DMA18_Register; | |
838 | wire read_DMA19_Register; | |
839 | wire read_DMA20_Register; | |
840 | wire read_DMA21_Register; | |
841 | wire read_DMA22_Register; | |
842 | wire read_DMA23_Register; | |
843 | wire write_DMA16_Register; | |
844 | wire write_DMA17_Register; | |
845 | wire write_DMA18_Register; | |
846 | wire write_DMA19_Register; | |
847 | wire write_DMA20_Register; | |
848 | wire write_DMA21_Register; | |
849 | wire write_DMA22_Register; | |
850 | wire write_DMA23_Register; | |
851 | wire [31:0] dMA16to19_Slave_Data; | |
852 | wire [31:0] dMA20to23_Slave_Data; | |
853 | wire [31:0] port2to3_Slave_Data; | |
854 | `endif | |
855 | ||
856 | /*--------------------------------------------------------------*/ | |
857 | // Parameters and Defines | |
858 | /*--------------------------------------------------------------*/ | |
859 | ||
860 | /*--------------------------------------------------------------*/ | |
861 | // Zero In Checks | |
862 | /*--------------------------------------------------------------*/ | |
863 | ||
864 | /*--------------------------------------------------------------*/ | |
865 | // Ifdef NEPTUNE assigns | |
866 | /*--------------------------------------------------------------*/ | |
867 | `ifdef NEPTUNE | |
868 | `else | |
869 | assign DMA16_NewMaxBurst = 1'b0; | |
870 | assign DMA16_MaxBurst = 20'h0; | |
871 | ||
872 | assign DMA17_NewMaxBurst = 1'b0; | |
873 | assign DMA17_MaxBurst = 20'h0; | |
874 | ||
875 | assign DMA18_NewMaxBurst = 1'b0; | |
876 | assign DMA18_MaxBurst = 20'h0; | |
877 | ||
878 | assign DMA19_NewMaxBurst = 1'b0; | |
879 | assign DMA19_MaxBurst = 20'h0; | |
880 | ||
881 | assign DMA20_NewMaxBurst = 1'b0; | |
882 | assign DMA20_MaxBurst = 20'h0; | |
883 | ||
884 | assign DMA21_NewMaxBurst = 1'b0; | |
885 | assign DMA21_MaxBurst = 20'h0; | |
886 | ||
887 | assign DMA22_NewMaxBurst = 1'b0; | |
888 | assign DMA22_MaxBurst = 20'h0; | |
889 | ||
890 | assign DMA23_NewMaxBurst = 1'b0; | |
891 | assign DMA23_MaxBurst = 20'h0; | |
892 | `endif | |
893 | ||
894 | /*--------------------------------------------------------------*/ | |
895 | // TXC Global Control PIO Read & Write Registers | |
896 | /*--------------------------------------------------------------*/ | |
897 | ||
898 | niu_txc_RegisterControl niu_txc_RegisterControl ( | |
899 | .SysClk (SysClk), | |
900 | .Reset_L (Reset_L), | |
901 | .niu_txc_interrupts (niu_txc_interrupts), | |
902 | ||
903 | .Slave_32BitMode (Slave_32BitMode), | |
904 | .Slave_Read (Slave_Read), | |
905 | .Slave_Sel (Slave_Sel), | |
906 | .Slave_Addr (Slave_Addr), | |
907 | .Slave_DataIn (Slave_DataIn), | |
908 | .Slave_Ack (Slave_Ack), | |
909 | .Slave_Err (Slave_Err), | |
910 | .SlaveStrobe (slaveStrobe), | |
911 | .SlaveAddrB0 (slaveAddrB0[11:2]), | |
912 | .SlaveAddrB1 (slaveAddrB1[8:2]), | |
913 | .SlaveDataInB0 (slaveDataIn), | |
914 | .Slave_DataOut (Slave_DataOut), | |
915 | ||
916 | .Txc_Enabled (Txc_Enabled), | |
917 | .Port0_Enabled (MAC0_Enabled), | |
918 | .Port1_Enabled (MAC1_Enabled), | |
919 | `ifdef NEPTUNE | |
920 | .Port2_Enabled (MAC2_Enabled), | |
921 | .Port3_Enabled (MAC3_Enabled), | |
922 | `endif | |
923 | .FlushEngine (FlushEngine), | |
924 | ||
925 | .DMA0to3_Slave_Data (dMA0to3_Slave_Data), | |
926 | .DMA4to7_Slave_Data (dMA4to7_Slave_Data), | |
927 | .DMA8to11_Slave_Data (dMA8to11_Slave_Data), | |
928 | .DMA12to15_Slave_Data (dMA12to15_Slave_Data), | |
929 | .Read_DMA0_Register (read_DMA0_Register), | |
930 | .Read_DMA1_Register (read_DMA1_Register), | |
931 | .Read_DMA2_Register (read_DMA2_Register), | |
932 | .Read_DMA3_Register (read_DMA3_Register), | |
933 | .Read_DMA4_Register (read_DMA4_Register), | |
934 | .Read_DMA5_Register (read_DMA5_Register), | |
935 | .Read_DMA6_Register (read_DMA6_Register), | |
936 | .Read_DMA7_Register (read_DMA7_Register), | |
937 | .Read_DMA8_Register (read_DMA8_Register), | |
938 | .Read_DMA9_Register (read_DMA9_Register), | |
939 | .Read_DMA10_Register (read_DMA10_Register), | |
940 | .Read_DMA11_Register (read_DMA11_Register), | |
941 | .Read_DMA12_Register (read_DMA12_Register), | |
942 | .Read_DMA13_Register (read_DMA13_Register), | |
943 | .Read_DMA14_Register (read_DMA14_Register), | |
944 | .Read_DMA15_Register (read_DMA15_Register), | |
945 | .Write_DMA0_Register (write_DMA0_Register), | |
946 | .Write_DMA1_Register (write_DMA1_Register), | |
947 | .Write_DMA2_Register (write_DMA2_Register), | |
948 | .Write_DMA3_Register (write_DMA3_Register), | |
949 | .Write_DMA4_Register (write_DMA4_Register), | |
950 | .Write_DMA5_Register (write_DMA5_Register), | |
951 | .Write_DMA6_Register (write_DMA6_Register), | |
952 | .Write_DMA7_Register (write_DMA7_Register), | |
953 | .Write_DMA8_Register (write_DMA8_Register), | |
954 | .Write_DMA9_Register (write_DMA9_Register), | |
955 | .Write_DMA10_Register (write_DMA10_Register), | |
956 | .Write_DMA11_Register (write_DMA11_Register), | |
957 | .Write_DMA12_Register (write_DMA12_Register), | |
958 | .Write_DMA13_Register (write_DMA13_Register), | |
959 | .Write_DMA14_Register (write_DMA14_Register), | |
960 | .Write_DMA15_Register (write_DMA15_Register), | |
961 | ||
962 | `ifdef NEPTUNE | |
963 | .DMA16to19_Slave_Data (dMA16to19_Slave_Data), | |
964 | .DMA20to23_Slave_Data (dMA20to23_Slave_Data), | |
965 | .Read_DMA16_Register (read_DMA16_Register), | |
966 | .Read_DMA17_Register (read_DMA17_Register), | |
967 | .Read_DMA18_Register (read_DMA18_Register), | |
968 | .Read_DMA19_Register (read_DMA19_Register), | |
969 | .Read_DMA20_Register (read_DMA20_Register), | |
970 | .Read_DMA21_Register (read_DMA21_Register), | |
971 | .Read_DMA22_Register (read_DMA22_Register), | |
972 | .Read_DMA23_Register (read_DMA23_Register), | |
973 | .Write_DMA16_Register (write_DMA16_Register), | |
974 | .Write_DMA17_Register (write_DMA17_Register), | |
975 | .Write_DMA18_Register (write_DMA18_Register), | |
976 | .Write_DMA19_Register (write_DMA19_Register), | |
977 | .Write_DMA20_Register (write_DMA20_Register), | |
978 | .Write_DMA21_Register (write_DMA21_Register), | |
979 | .Write_DMA22_Register (write_DMA22_Register), | |
980 | .Write_DMA23_Register (write_DMA23_Register), | |
981 | `endif | |
982 | ||
983 | .Port0to1_Slave_Data (port0to1_Slave_Data), | |
984 | .Read_Port0_Register (read_Port0_Register), | |
985 | .Write_Port0_Register (write_Port0_Register), | |
986 | .PosEdgeWritePort0 (posEdgeWritePort0), | |
987 | ||
988 | `ifdef NEPTUNE | |
989 | .Port2to3_Slave_Data (port2to3_Slave_Data), | |
990 | .Read_Port2_Register (read_Port2_Register), | |
991 | .Write_Port2_Register (write_Port2_Register), | |
992 | .PosEdgeWritePort2 (posEdgeWritePort2), | |
993 | `endif | |
994 | ||
995 | .Port0_PioDataIn (Port0_PioDataIn), | |
996 | .Port0_ReOrder_ECC_State (Port0_ReOrder_ECC_State[17:16]), | |
997 | .Port0_StoreForward_ECC_State (Port0_StoreForward_ECC_State[17:16]), | |
998 | .Port0_PacketAssyDead (Port0_PacketAssyDead), | |
999 | .Port0_ReOrder_Error (Port0_ReOrder_Error), | |
1000 | .Port0_MaxReorderNumber (Port0_MaxReorderNumber), | |
1001 | ||
1002 | .Port1_PioDataIn (Port1_PioDataIn), | |
1003 | .Port1_ReOrder_ECC_State (Port1_ReOrder_ECC_State[17:16]), | |
1004 | .Port1_StoreForward_ECC_State (Port1_StoreForward_ECC_State[17:16]), | |
1005 | .Port1_PacketAssyDead (Port1_PacketAssyDead), | |
1006 | .Port1_ReOrder_Error (Port1_ReOrder_Error), | |
1007 | .Port1_MaxReorderNumber (Port1_MaxReorderNumber), | |
1008 | ||
1009 | `ifdef NEPTUNE | |
1010 | .Port2_PioDataIn (Port2_PioDataIn), | |
1011 | .Port2_ReOrder_ECC_State (Port2_ReOrder_ECC_State[17:16]), | |
1012 | .Port2_StoreForward_ECC_State (Port2_StoreForward_ECC_State[17:16]), | |
1013 | .Port2_PacketAssyDead (Port2_PacketAssyDead), | |
1014 | .Port2_ReOrder_Error (Port2_ReOrder_Error), | |
1015 | .Port2_MaxReorderNumber (Port2_MaxReorderNumber), | |
1016 | ||
1017 | .Port3_PioDataIn (Port3_PioDataIn), | |
1018 | .Port3_ReOrder_ECC_State (Port3_ReOrder_ECC_State[17:16]), | |
1019 | .Port3_StoreForward_ECC_State (Port3_StoreForward_ECC_State[17:16]), | |
1020 | .Port3_PacketAssyDead (Port3_PacketAssyDead), | |
1021 | .Port3_ReOrder_Error (Port3_ReOrder_Error), | |
1022 | .Port3_MaxReorderNumber (Port3_MaxReorderNumber), | |
1023 | `endif | |
1024 | .Debug_Select (Debug_Select), | |
1025 | .TrainingVector (TrainingVector) | |
1026 | ); | |
1027 | ||
1028 | /*--------------------------------------------------------------*/ | |
1029 | // TXC DMAs 0-3 PIO Read & Write Registers | |
1030 | /*--------------------------------------------------------------*/ | |
1031 | ||
1032 | niu_txc_dmaRegisters niu_txc_dma0to3Registers ( | |
1033 | .SysClk (SysClk), | |
1034 | .Reset_L (Reset_L), | |
1035 | .Read_DMA0_Register (read_DMA0_Register), | |
1036 | .Read_DMA1_Register (read_DMA1_Register), | |
1037 | .Read_DMA2_Register (read_DMA2_Register), | |
1038 | .Read_DMA3_Register (read_DMA3_Register), | |
1039 | .Write_DMA0_Register (write_DMA0_Register), | |
1040 | .Write_DMA1_Register (write_DMA1_Register), | |
1041 | .Write_DMA2_Register (write_DMA2_Register), | |
1042 | .Write_DMA3_Register (write_DMA3_Register), | |
1043 | .SlaveStrobe (slaveStrobe), | |
1044 | .SlaveAddr (slaveAddrB0[11:2]), | |
1045 | .SlaveDataIn (slaveDataIn[27:0]), | |
1046 | .DMA_Slave_DataOut (dMA0to3_Slave_Data), | |
1047 | .Port0_ClrMaxBurst (Port0_ClrMaxBurst), | |
1048 | .Port0_UpdateDMA (Port0_UpdateDMA), | |
1049 | .Port0_DMA_List (Port0_DMA_List[3:0]), | |
1050 | .Port0_UpdateDMANumber (Port0_UpdateDMANumber[3:0]), | |
1051 | .Port0_UpdateDMALength (Port0_UpdateDMALength), | |
1052 | .Port1_ClrMaxBurst (Port1_ClrMaxBurst), | |
1053 | .Port1_UpdateDMA (Port1_UpdateDMA), | |
1054 | .Port1_DMA_List (Port1_DMA_List[3:0]), | |
1055 | .Port1_UpdateDMANumber (Port1_UpdateDMANumber[3:0]), | |
1056 | .Port1_UpdateDMALength (Port1_UpdateDMALength), | |
1057 | `ifdef NEPTUNE | |
1058 | .Port2_ClrMaxBurst (Port2_ClrMaxBurst), | |
1059 | .Port2_UpdateDMA (Port2_UpdateDMA), | |
1060 | .Port2_DMA_List (Port2_DMA_List[3:0]), | |
1061 | .Port2_UpdateDMANumber (Port2_UpdateDMANumber[3:0]), | |
1062 | .Port2_UpdateDMALength (Port2_UpdateDMALength), | |
1063 | .Port3_ClrMaxBurst (Port3_ClrMaxBurst), | |
1064 | .Port3_UpdateDMA (Port3_UpdateDMA), | |
1065 | .Port3_DMA_List (Port3_DMA_List[3:0]), | |
1066 | .Port3_UpdateDMANumber (Port3_UpdateDMANumber[3:0]), | |
1067 | .Port3_UpdateDMALength (Port3_UpdateDMALength), | |
1068 | `endif | |
1069 | .DMA0_NewMaxBurst (DMA0_NewMaxBurst), | |
1070 | .DMA0_MaxBurst (DMA0_MaxBurst), | |
1071 | .DMA1_NewMaxBurst (DMA1_NewMaxBurst), | |
1072 | .DMA1_MaxBurst (DMA1_MaxBurst), | |
1073 | .DMA2_NewMaxBurst (DMA2_NewMaxBurst), | |
1074 | .DMA2_MaxBurst (DMA2_MaxBurst), | |
1075 | .DMA3_NewMaxBurst (DMA3_NewMaxBurst), | |
1076 | .DMA3_MaxBurst (DMA3_MaxBurst) | |
1077 | ); | |
1078 | ||
1079 | /*--------------------------------------------------------------*/ | |
1080 | // TXC DMAs 4-7 PIO Read & Write Registers | |
1081 | /*--------------------------------------------------------------*/ | |
1082 | ||
1083 | niu_txc_dmaRegisters niu_txc_dma4to7Registers ( | |
1084 | .SysClk (SysClk), | |
1085 | .Reset_L (Reset_L), | |
1086 | .Read_DMA0_Register (read_DMA4_Register), | |
1087 | .Read_DMA1_Register (read_DMA5_Register), | |
1088 | .Read_DMA2_Register (read_DMA6_Register), | |
1089 | .Read_DMA3_Register (read_DMA7_Register), | |
1090 | .Write_DMA0_Register (write_DMA4_Register), | |
1091 | .Write_DMA1_Register (write_DMA5_Register), | |
1092 | .Write_DMA2_Register (write_DMA6_Register), | |
1093 | .Write_DMA3_Register (write_DMA7_Register), | |
1094 | .SlaveStrobe (slaveStrobe), | |
1095 | .SlaveAddr (slaveAddrB0[11:2]), | |
1096 | .SlaveDataIn (slaveDataIn[27:0]), | |
1097 | .DMA_Slave_DataOut (dMA4to7_Slave_Data), | |
1098 | .Port0_ClrMaxBurst (Port0_ClrMaxBurst), | |
1099 | .Port0_UpdateDMA (Port0_UpdateDMA), | |
1100 | .Port0_DMA_List (Port0_DMA_List[7:4]), | |
1101 | .Port0_UpdateDMANumber (Port0_UpdateDMANumber[7:4]), | |
1102 | .Port0_UpdateDMALength (Port0_UpdateDMALength), | |
1103 | .Port1_ClrMaxBurst (Port1_ClrMaxBurst), | |
1104 | .Port1_UpdateDMA (Port1_UpdateDMA), | |
1105 | .Port1_DMA_List (Port1_DMA_List[7:4]), | |
1106 | .Port1_UpdateDMANumber (Port1_UpdateDMANumber[7:4]), | |
1107 | .Port1_UpdateDMALength (Port1_UpdateDMALength), | |
1108 | `ifdef NEPTUNE | |
1109 | .Port2_ClrMaxBurst (Port2_ClrMaxBurst), | |
1110 | .Port2_UpdateDMA (Port2_UpdateDMA), | |
1111 | .Port2_DMA_List (Port2_DMA_List[7:4]), | |
1112 | .Port2_UpdateDMANumber (Port2_UpdateDMANumber[7:4]), | |
1113 | .Port2_UpdateDMALength (Port2_UpdateDMALength), | |
1114 | .Port3_ClrMaxBurst (Port3_ClrMaxBurst), | |
1115 | .Port3_UpdateDMA (Port3_UpdateDMA), | |
1116 | .Port3_DMA_List (Port3_DMA_List[7:4]), | |
1117 | .Port3_UpdateDMANumber (Port3_UpdateDMANumber[7:4]), | |
1118 | .Port3_UpdateDMALength (Port3_UpdateDMALength), | |
1119 | `endif | |
1120 | .DMA0_NewMaxBurst (DMA4_NewMaxBurst), | |
1121 | .DMA0_MaxBurst (DMA4_MaxBurst), | |
1122 | .DMA1_NewMaxBurst (DMA5_NewMaxBurst), | |
1123 | .DMA1_MaxBurst (DMA5_MaxBurst), | |
1124 | .DMA2_NewMaxBurst (DMA6_NewMaxBurst), | |
1125 | .DMA2_MaxBurst (DMA6_MaxBurst), | |
1126 | .DMA3_NewMaxBurst (DMA7_NewMaxBurst), | |
1127 | .DMA3_MaxBurst (DMA7_MaxBurst) | |
1128 | ); | |
1129 | ||
1130 | /*--------------------------------------------------------------*/ | |
1131 | // TXC DMAs 8-11 PIO Read & Write Registers | |
1132 | /*--------------------------------------------------------------*/ | |
1133 | ||
1134 | niu_txc_dmaRegisters niu_txc_dma8to11Registers ( | |
1135 | .SysClk (SysClk), | |
1136 | .Reset_L (Reset_L), | |
1137 | .Read_DMA0_Register (read_DMA8_Register), | |
1138 | .Read_DMA1_Register (read_DMA9_Register), | |
1139 | .Read_DMA2_Register (read_DMA10_Register), | |
1140 | .Read_DMA3_Register (read_DMA11_Register), | |
1141 | .Write_DMA0_Register (write_DMA8_Register), | |
1142 | .Write_DMA1_Register (write_DMA9_Register), | |
1143 | .Write_DMA2_Register (write_DMA10_Register), | |
1144 | .Write_DMA3_Register (write_DMA11_Register), | |
1145 | .SlaveStrobe (slaveStrobe), | |
1146 | .SlaveAddr (slaveAddrB0[11:2]), | |
1147 | .SlaveDataIn (slaveDataIn[27:0]), | |
1148 | .DMA_Slave_DataOut (dMA8to11_Slave_Data), | |
1149 | .Port0_ClrMaxBurst (Port0_ClrMaxBurst), | |
1150 | .Port0_UpdateDMA (Port0_UpdateDMA), | |
1151 | .Port0_DMA_List (Port0_DMA_List[11:8]), | |
1152 | .Port0_UpdateDMANumber (Port0_UpdateDMANumber[11:8]), | |
1153 | .Port0_UpdateDMALength (Port0_UpdateDMALength), | |
1154 | .Port1_ClrMaxBurst (Port1_ClrMaxBurst), | |
1155 | .Port1_UpdateDMA (Port1_UpdateDMA), | |
1156 | .Port1_DMA_List (Port1_DMA_List[11:8]), | |
1157 | .Port1_UpdateDMANumber (Port1_UpdateDMANumber[11:8]), | |
1158 | .Port1_UpdateDMALength (Port1_UpdateDMALength), | |
1159 | `ifdef NEPTUNE | |
1160 | .Port2_ClrMaxBurst (Port2_ClrMaxBurst), | |
1161 | .Port2_UpdateDMA (Port2_UpdateDMA), | |
1162 | .Port2_DMA_List (Port2_DMA_List[11:8]), | |
1163 | .Port2_UpdateDMANumber (Port2_UpdateDMANumber[11:8]), | |
1164 | .Port2_UpdateDMALength (Port2_UpdateDMALength), | |
1165 | .Port3_ClrMaxBurst (Port3_ClrMaxBurst), | |
1166 | .Port3_UpdateDMA (Port3_UpdateDMA), | |
1167 | .Port3_DMA_List (Port3_DMA_List[11:8]), | |
1168 | .Port3_UpdateDMANumber (Port3_UpdateDMANumber[11:8]), | |
1169 | .Port3_UpdateDMALength (Port3_UpdateDMALength), | |
1170 | `endif | |
1171 | .DMA0_NewMaxBurst (DMA8_NewMaxBurst), | |
1172 | .DMA0_MaxBurst (DMA8_MaxBurst), | |
1173 | .DMA1_NewMaxBurst (DMA9_NewMaxBurst), | |
1174 | .DMA1_MaxBurst (DMA9_MaxBurst), | |
1175 | .DMA2_NewMaxBurst (DMA10_NewMaxBurst), | |
1176 | .DMA2_MaxBurst (DMA10_MaxBurst), | |
1177 | .DMA3_NewMaxBurst (DMA11_NewMaxBurst), | |
1178 | .DMA3_MaxBurst (DMA11_MaxBurst) | |
1179 | ); | |
1180 | ||
1181 | /*--------------------------------------------------------------*/ | |
1182 | // TXC DMAs 12-15 PIO Read & Write Registers | |
1183 | /*--------------------------------------------------------------*/ | |
1184 | ||
1185 | niu_txc_dmaRegisters niu_txc_dma12to15Registers ( | |
1186 | .SysClk (SysClk), | |
1187 | .Reset_L (Reset_L), | |
1188 | .Read_DMA0_Register (read_DMA12_Register), | |
1189 | .Read_DMA1_Register (read_DMA13_Register), | |
1190 | .Read_DMA2_Register (read_DMA14_Register), | |
1191 | .Read_DMA3_Register (read_DMA15_Register), | |
1192 | .Write_DMA0_Register (write_DMA12_Register), | |
1193 | .Write_DMA1_Register (write_DMA13_Register), | |
1194 | .Write_DMA2_Register (write_DMA14_Register), | |
1195 | .Write_DMA3_Register (write_DMA15_Register), | |
1196 | .SlaveStrobe (slaveStrobe), | |
1197 | .SlaveAddr (slaveAddrB0[11:2]), | |
1198 | .SlaveDataIn (slaveDataIn[27:0]), | |
1199 | .DMA_Slave_DataOut (dMA12to15_Slave_Data), | |
1200 | .Port0_ClrMaxBurst (Port0_ClrMaxBurst), | |
1201 | .Port0_UpdateDMA (Port0_UpdateDMA), | |
1202 | .Port0_DMA_List (Port0_DMA_List[15:12]), | |
1203 | .Port0_UpdateDMANumber (Port0_UpdateDMANumber[15:12]), | |
1204 | .Port0_UpdateDMALength (Port0_UpdateDMALength), | |
1205 | .Port1_ClrMaxBurst (Port1_ClrMaxBurst), | |
1206 | .Port1_UpdateDMA (Port1_UpdateDMA), | |
1207 | .Port1_DMA_List (Port1_DMA_List[15:12]), | |
1208 | .Port1_UpdateDMANumber (Port1_UpdateDMANumber[15:12]), | |
1209 | .Port1_UpdateDMALength (Port1_UpdateDMALength), | |
1210 | `ifdef NEPTUNE | |
1211 | .Port2_ClrMaxBurst (Port2_ClrMaxBurst), | |
1212 | .Port2_UpdateDMA (Port2_UpdateDMA), | |
1213 | .Port2_DMA_List (Port2_DMA_List[15:12]), | |
1214 | .Port2_UpdateDMANumber (Port2_UpdateDMANumber[15:12]), | |
1215 | .Port2_UpdateDMALength (Port2_UpdateDMALength), | |
1216 | .Port3_ClrMaxBurst (Port3_ClrMaxBurst), | |
1217 | .Port3_UpdateDMA (Port3_UpdateDMA), | |
1218 | .Port3_DMA_List (Port3_DMA_List[15:12]), | |
1219 | .Port3_UpdateDMANumber (Port3_UpdateDMANumber[15:12]), | |
1220 | .Port3_UpdateDMALength (Port3_UpdateDMALength), | |
1221 | `endif | |
1222 | .DMA0_NewMaxBurst (DMA12_NewMaxBurst), | |
1223 | .DMA0_MaxBurst (DMA12_MaxBurst), | |
1224 | .DMA1_NewMaxBurst (DMA13_NewMaxBurst), | |
1225 | .DMA1_MaxBurst (DMA13_MaxBurst), | |
1226 | .DMA2_NewMaxBurst (DMA14_NewMaxBurst), | |
1227 | .DMA2_MaxBurst (DMA14_MaxBurst), | |
1228 | .DMA3_NewMaxBurst (DMA15_NewMaxBurst), | |
1229 | .DMA3_MaxBurst (DMA15_MaxBurst) | |
1230 | ); | |
1231 | ||
1232 | `ifdef NEPTUNE | |
1233 | /*--------------------------------------------------------------*/ | |
1234 | // TXC DMAs 16-19 PIO Read & Write Registers | |
1235 | /*--------------------------------------------------------------*/ | |
1236 | ||
1237 | niu_txc_dmaRegisters niu_txc_dma16to19Registers ( | |
1238 | .SysClk (SysClk), | |
1239 | .Reset_L (Reset_L), | |
1240 | .Read_DMA0_Register (read_DMA16_Register), | |
1241 | .Read_DMA1_Register (read_DMA17_Register), | |
1242 | .Read_DMA2_Register (read_DMA18_Register), | |
1243 | .Read_DMA3_Register (read_DMA19_Register), | |
1244 | .Write_DMA0_Register (write_DMA16_Register), | |
1245 | .Write_DMA1_Register (write_DMA17_Register), | |
1246 | .Write_DMA2_Register (write_DMA18_Register), | |
1247 | .Write_DMA3_Register (write_DMA19_Register), | |
1248 | .SlaveStrobe (slaveStrobe), | |
1249 | .SlaveAddr (slaveAddrB0[11:2]), | |
1250 | .SlaveDataIn (slaveDataIn[27:0]), | |
1251 | .DMA_Slave_DataOut (dMA16to19_Slave_Data), | |
1252 | .Port0_ClrMaxBurst (Port0_ClrMaxBurst), | |
1253 | .Port0_UpdateDMA (Port0_UpdateDMA), | |
1254 | .Port0_DMA_List (Port0_DMA_List[19:16]), | |
1255 | .Port0_UpdateDMANumber (Port0_UpdateDMANumber[19:16]), | |
1256 | .Port0_UpdateDMALength (Port0_UpdateDMALength), | |
1257 | .Port1_ClrMaxBurst (Port1_ClrMaxBurst), | |
1258 | .Port1_UpdateDMA (Port1_UpdateDMA), | |
1259 | .Port1_DMA_List (Port1_DMA_List[19:16]), | |
1260 | .Port1_UpdateDMANumber (Port1_UpdateDMANumber[19:16]), | |
1261 | .Port1_UpdateDMALength (Port1_UpdateDMALength), | |
1262 | `ifdef NEPTUNE | |
1263 | .Port2_ClrMaxBurst (Port2_ClrMaxBurst), | |
1264 | .Port2_UpdateDMA (Port2_UpdateDMA), | |
1265 | .Port2_DMA_List (Port2_DMA_List[19:16]), | |
1266 | .Port2_UpdateDMANumber (Port2_UpdateDMANumber[19:16]), | |
1267 | .Port2_UpdateDMALength (Port2_UpdateDMALength), | |
1268 | .Port3_ClrMaxBurst (Port3_ClrMaxBurst), | |
1269 | .Port3_UpdateDMA (Port3_UpdateDMA), | |
1270 | .Port3_DMA_List (Port3_DMA_List[19:16]), | |
1271 | .Port3_UpdateDMANumber (Port3_UpdateDMANumber[19:16]), | |
1272 | .Port3_UpdateDMALength (Port3_UpdateDMALength), | |
1273 | `endif | |
1274 | .DMA0_NewMaxBurst (DMA16_NewMaxBurst), | |
1275 | .DMA0_MaxBurst (DMA16_MaxBurst), | |
1276 | .DMA1_NewMaxBurst (DMA17_NewMaxBurst), | |
1277 | .DMA1_MaxBurst (DMA17_MaxBurst), | |
1278 | .DMA2_NewMaxBurst (DMA18_NewMaxBurst), | |
1279 | .DMA2_MaxBurst (DMA18_MaxBurst), | |
1280 | .DMA3_NewMaxBurst (DMA19_NewMaxBurst), | |
1281 | .DMA3_MaxBurst (DMA19_MaxBurst) | |
1282 | ); | |
1283 | ||
1284 | /*--------------------------------------------------------------*/ | |
1285 | // TXC DMAs 20-23 PIO Read & Write Registers | |
1286 | /*--------------------------------------------------------------*/ | |
1287 | ||
1288 | niu_txc_dmaRegisters niu_txc_dma20to23Registers ( | |
1289 | .SysClk (SysClk), | |
1290 | .Reset_L (Reset_L), | |
1291 | .Read_DMA0_Register (read_DMA20_Register), | |
1292 | .Read_DMA1_Register (read_DMA21_Register), | |
1293 | .Read_DMA2_Register (read_DMA22_Register), | |
1294 | .Read_DMA3_Register (read_DMA23_Register), | |
1295 | .Write_DMA0_Register (write_DMA20_Register), | |
1296 | .Write_DMA1_Register (write_DMA21_Register), | |
1297 | .Write_DMA2_Register (write_DMA22_Register), | |
1298 | .Write_DMA3_Register (write_DMA23_Register), | |
1299 | .SlaveStrobe (slaveStrobe), | |
1300 | .SlaveAddr (slaveAddrB0[11:2]), | |
1301 | .SlaveDataIn (slaveDataIn[27:0]), | |
1302 | .DMA_Slave_DataOut (dMA20to23_Slave_Data), | |
1303 | .Port0_ClrMaxBurst (Port0_ClrMaxBurst), | |
1304 | .Port0_UpdateDMA (Port0_UpdateDMA), | |
1305 | .Port0_DMA_List (Port0_DMA_List[23:20]), | |
1306 | .Port0_UpdateDMANumber (Port0_UpdateDMANumber[23:20]), | |
1307 | .Port0_UpdateDMALength (Port0_UpdateDMALength), | |
1308 | .Port1_ClrMaxBurst (Port1_ClrMaxBurst), | |
1309 | .Port1_UpdateDMA (Port1_UpdateDMA), | |
1310 | .Port1_DMA_List (Port1_DMA_List[23:20]), | |
1311 | .Port1_UpdateDMANumber (Port1_UpdateDMANumber[23:20]), | |
1312 | .Port1_UpdateDMALength (Port1_UpdateDMALength), | |
1313 | `ifdef NEPTUNE | |
1314 | .Port2_ClrMaxBurst (Port2_ClrMaxBurst), | |
1315 | .Port2_UpdateDMA (Port2_UpdateDMA), | |
1316 | .Port2_DMA_List (Port2_DMA_List[23:20]), | |
1317 | .Port2_UpdateDMANumber (Port2_UpdateDMANumber[23:20]), | |
1318 | .Port2_UpdateDMALength (Port2_UpdateDMALength), | |
1319 | .Port3_ClrMaxBurst (Port3_ClrMaxBurst), | |
1320 | .Port3_UpdateDMA (Port3_UpdateDMA), | |
1321 | .Port3_DMA_List (Port3_DMA_List[23:20]), | |
1322 | .Port3_UpdateDMANumber (Port3_UpdateDMANumber[23:20]), | |
1323 | .Port3_UpdateDMALength (Port3_UpdateDMALength), | |
1324 | `endif | |
1325 | .DMA0_NewMaxBurst (DMA20_NewMaxBurst), | |
1326 | .DMA0_MaxBurst (DMA20_MaxBurst), | |
1327 | .DMA1_NewMaxBurst (DMA21_NewMaxBurst), | |
1328 | .DMA1_MaxBurst (DMA21_MaxBurst), | |
1329 | .DMA2_NewMaxBurst (DMA22_NewMaxBurst), | |
1330 | .DMA2_MaxBurst (DMA22_MaxBurst), | |
1331 | .DMA3_NewMaxBurst (DMA23_NewMaxBurst), | |
1332 | .DMA3_MaxBurst (DMA23_MaxBurst) | |
1333 | ); | |
1334 | `endif | |
1335 | ||
1336 | /*--------------------------------------------------------------*/ | |
1337 | // End DMA Registers | |
1338 | /*--------------------------------------------------------------*/ | |
1339 | ||
1340 | /*--------------------------------------------------------------*/ | |
1341 | // Ports 0 & 1 PIO Read & Write Registers | |
1342 | /*--------------------------------------------------------------*/ | |
1343 | ||
1344 | niu_txc_portRegisters niu_txc_port0and1Registers ( | |
1345 | .SysClk (SysClk), | |
1346 | .Reset_L (Reset_L), | |
1347 | .ReadPortRegister (read_Port0_Register), | |
1348 | .WritePortRegister (write_Port0_Register), | |
1349 | .PosEdgeWritePort (posEdgeWritePort0), | |
1350 | .Slave_Addr (slaveAddrB1[8:2]), | |
1351 | .Slave_DataIn (slaveDataIn), | |
1352 | .Slave_DataOut (port0to1_Slave_Data), | |
1353 | .Port0_TidsInUse (Port0_TidsInUse), | |
1354 | .Port0_DuplicateTid (Port0_DuplicateTid), | |
1355 | .Port0_UnInitializedTID (Port0_UnInitializedTID), | |
1356 | .Port0_TimedoutTids (Port0_TimedoutTids), | |
1357 | .Port0_ReOrderStateLogic (Port0_ReOrderStateLogic), | |
1358 | .Port0_ReOrderStateControl (Port0_ReOrderStateControl), | |
1359 | .Port0_ReOrderStateData0 (Port0_ReOrderStateData0), | |
1360 | .Port0_ReOrderStateData1 (Port0_ReOrderStateData1), | |
1361 | .Port0_ReOrderStateData2 (Port0_ReOrderStateData2), | |
1362 | .Port0_ReOrderStateData3 (Port0_ReOrderStateData3), | |
1363 | .Port0_WrTidsInUse (Port0_WrTidsInUse), | |
1364 | .Port0_WrDuplicateTid (Port0_WrDuplicateTid), | |
1365 | .Port0_WrUnInitializedTID (Port0_WrUnInitializedTID), | |
1366 | .Port0_WrTimedoutTids (Port0_WrTimedoutTids), | |
1367 | .Port0_WrReOrderStateLogic (Port0_WrReOrderStateLogic), | |
1368 | .Port0_WrReOrderStateControl (Port0_WrReOrderStateControl), | |
1369 | .Port0_WrReOrderStateData0 (Port0_WrReOrderStateData0), | |
1370 | .Port0_WrReOrderStateData1 (Port0_WrReOrderStateData1), | |
1371 | .Port0_WrReOrderStateData2 (Port0_WrReOrderStateData2), | |
1372 | .Port0_WrReOrderStateData3 (Port0_WrReOrderStateData3), | |
1373 | .Port0_ReOrder_ECC_State (Port0_ReOrder_ECC_State), | |
1374 | .Port0_StoreForward_ECC_State (Port0_StoreForward_ECC_State), | |
1375 | .Port0_ReOrder_EccData (Port0_ReOrder_EccData), | |
1376 | .Port0_StoreForward_EccData (Port0_StoreForward_EccData), | |
1377 | .Port0_ReOrder_ClearEccError (Port0_ReOrder_ClearEccError), | |
1378 | .Port0_WrReOrderEccState (Port0_WrReOrderEccState), | |
1379 | .Port0_WrReOrderEccData0 (Port0_WrReOrderEccData0), | |
1380 | .Port0_WrReOrderEccData1 (Port0_WrReOrderEccData1), | |
1381 | .Port0_WrReOrderEccData2 (Port0_WrReOrderEccData2), | |
1382 | .Port0_WrReOrderEccData3 (Port0_WrReOrderEccData3), | |
1383 | .Port0_WrReOrderEccData4 (Port0_WrReOrderEccData4), | |
1384 | .Port0_StoreForward_ClearEccError (Port0_StoreForward_ClearEccError), | |
1385 | .Port0_WrStoreForwardEccState (Port0_WrStoreForwardEccState), | |
1386 | .Port0_WrStoreForwardEccData0 (Port0_WrStoreForwardEccData0), | |
1387 | .Port0_WrStoreForwardEccData1 (Port0_WrStoreForwardEccData1), | |
1388 | .Port0_WrStoreForwardEccData2 (Port0_WrStoreForwardEccData2), | |
1389 | .Port0_WrStoreForwardEccData3 (Port0_WrStoreForwardEccData3), | |
1390 | .Port0_WrStoreForwardEccData4 (Port0_WrStoreForwardEccData4), | |
1391 | .Port0_ReOrderEccControl (Port0_ReOrderEccControl), | |
1392 | .Port0_StoreForwardEccControl (Port0_StoreForwardEccControl), | |
1393 | .Port0_ClearStatistics (Port0_ClearStatistics), | |
1394 | .Port0_WrPacketStuffed (Port0_WrPacketStuffed), | |
1395 | .Port0_WrPacketXmitted (Port0_WrPacketXmitted), | |
1396 | .Port0_WrPacketRequested (Port0_WrPacketRequested), | |
1397 | .Port0_GatherRequestCount (Port0_GatherRequestCount), | |
1398 | .Port0_PacketRequestCount (Port0_PacketRequestCount), | |
1399 | .Port0_PktErrAbortCount (Port0_PktErrAbortCount), | |
1400 | .Port0_ReOrdersStuffed (Port0_ReOrdersStuffed), | |
1401 | .Port0_PacketsStuffed (Port0_PacketsStuffed), | |
1402 | .Port0_PacketsTransmitted (Port0_PacketsTransmitted), | |
1403 | .Port0_BytesTransmitted (Port0_BytesTransmitted), | |
1404 | .Port0_DMA_List (Port0_DMA_List), | |
1405 | .Port1_TidsInUse (Port1_TidsInUse), | |
1406 | .Port1_DuplicateTid (Port1_DuplicateTid), | |
1407 | .Port1_UnInitializedTID (Port1_UnInitializedTID), | |
1408 | .Port1_TimedoutTids (Port1_TimedoutTids), | |
1409 | .Port1_ReOrderStateLogic (Port1_ReOrderStateLogic), | |
1410 | .Port1_ReOrderStateControl (Port1_ReOrderStateControl), | |
1411 | .Port1_ReOrderStateData0 (Port1_ReOrderStateData0), | |
1412 | .Port1_ReOrderStateData1 (Port1_ReOrderStateData1), | |
1413 | .Port1_ReOrderStateData2 (Port1_ReOrderStateData2), | |
1414 | .Port1_ReOrderStateData3 (Port1_ReOrderStateData3), | |
1415 | .Port1_WrTidsInUse (Port1_WrTidsInUse), | |
1416 | .Port1_WrDuplicateTid (Port1_WrDuplicateTid), | |
1417 | .Port1_WrUnInitializedTID (Port1_WrUnInitializedTID), | |
1418 | .Port1_WrTimedoutTids (Port1_WrTimedoutTids), | |
1419 | .Port1_WrReOrderStateLogic (Port1_WrReOrderStateLogic), | |
1420 | .Port1_WrReOrderStateControl (Port1_WrReOrderStateControl), | |
1421 | .Port1_WrReOrderStateData0 (Port1_WrReOrderStateData0), | |
1422 | .Port1_WrReOrderStateData1 (Port1_WrReOrderStateData1), | |
1423 | .Port1_WrReOrderStateData2 (Port1_WrReOrderStateData2), | |
1424 | .Port1_WrReOrderStateData3 (Port1_WrReOrderStateData3), | |
1425 | .Port1_ReOrder_ECC_State (Port1_ReOrder_ECC_State), | |
1426 | .Port1_StoreForward_ECC_State (Port1_StoreForward_ECC_State), | |
1427 | .Port1_ReOrder_EccData (Port1_ReOrder_EccData), | |
1428 | .Port1_StoreForward_EccData (Port1_StoreForward_EccData), | |
1429 | .Port1_ReOrder_ClearEccError (Port1_ReOrder_ClearEccError), | |
1430 | .Port1_WrReOrderEccState (Port1_WrReOrderEccState), | |
1431 | .Port1_WrReOrderEccData0 (Port1_WrReOrderEccData0), | |
1432 | .Port1_WrReOrderEccData1 (Port1_WrReOrderEccData1), | |
1433 | .Port1_WrReOrderEccData2 (Port1_WrReOrderEccData2), | |
1434 | .Port1_WrReOrderEccData3 (Port1_WrReOrderEccData3), | |
1435 | .Port1_WrReOrderEccData4 (Port1_WrReOrderEccData4), | |
1436 | .Port1_StoreForward_ClearEccError (Port1_StoreForward_ClearEccError), | |
1437 | .Port1_WrStoreForwardEccState (Port1_WrStoreForwardEccState), | |
1438 | .Port1_WrStoreForwardEccData0 (Port1_WrStoreForwardEccData0), | |
1439 | .Port1_WrStoreForwardEccData1 (Port1_WrStoreForwardEccData1), | |
1440 | .Port1_WrStoreForwardEccData2 (Port1_WrStoreForwardEccData2), | |
1441 | .Port1_WrStoreForwardEccData3 (Port1_WrStoreForwardEccData3), | |
1442 | .Port1_WrStoreForwardEccData4 (Port1_WrStoreForwardEccData4), | |
1443 | .Port1_ReOrderEccControl (Port1_ReOrderEccControl), | |
1444 | .Port1_StoreForwardEccControl (Port1_StoreForwardEccControl), | |
1445 | .Port1_ClearStatistics (Port1_ClearStatistics), | |
1446 | .Port1_WrPacketStuffed (Port1_WrPacketStuffed), | |
1447 | .Port1_WrPacketXmitted (Port1_WrPacketXmitted), | |
1448 | .Port1_WrPacketRequested (Port1_WrPacketRequested), | |
1449 | .Port1_GatherRequestCount (Port1_GatherRequestCount), | |
1450 | .Port1_PacketRequestCount (Port1_PacketRequestCount), | |
1451 | .Port1_PktErrAbortCount (Port1_PktErrAbortCount), | |
1452 | .Port1_ReOrdersStuffed (Port1_ReOrdersStuffed), | |
1453 | .Port1_PacketsStuffed (Port1_PacketsStuffed), | |
1454 | .Port1_PacketsTransmitted (Port1_PacketsTransmitted), | |
1455 | .Port1_BytesTransmitted (Port1_BytesTransmitted), | |
1456 | .Port1_DMA_List (Port1_DMA_List) | |
1457 | ); | |
1458 | ||
1459 | /*--------------------------------------------------------------*/ | |
1460 | // Ports 2 & 3 PIO Read & Write Registers | |
1461 | /*--------------------------------------------------------------*/ | |
1462 | `ifdef NEPTUNE | |
1463 | ||
1464 | niu_txc_portRegisters niu_txc_port2and3Registers ( | |
1465 | .SysClk (SysClk), | |
1466 | .Reset_L (Reset_L), | |
1467 | .ReadPortRegister (read_Port2_Register), | |
1468 | .WritePortRegister (write_Port2_Register), | |
1469 | .PosEdgeWritePort (posEdgeWritePort2), | |
1470 | .Slave_Addr (slaveAddrB1[8:2]), | |
1471 | .Slave_DataIn (slaveDataIn), | |
1472 | .Slave_DataOut (port2to3_Slave_Data), | |
1473 | .Port0_TidsInUse (Port2_TidsInUse), | |
1474 | .Port0_DuplicateTid (Port2_DuplicateTid), | |
1475 | .Port0_UnInitializedTID (Port2_UnInitializedTID), | |
1476 | .Port0_TimedoutTids (Port2_TimedoutTids), | |
1477 | .Port0_ReOrderStateLogic (Port2_ReOrderStateLogic), | |
1478 | .Port0_ReOrderStateControl (Port2_ReOrderStateControl), | |
1479 | .Port0_ReOrderStateData0 (Port2_ReOrderStateData0), | |
1480 | .Port0_ReOrderStateData1 (Port2_ReOrderStateData1), | |
1481 | .Port0_ReOrderStateData2 (Port2_ReOrderStateData2), | |
1482 | .Port0_ReOrderStateData3 (Port2_ReOrderStateData3), | |
1483 | .Port0_WrTidsInUse (Port2_WrTidsInUse), | |
1484 | .Port0_WrDuplicateTid (Port2_WrDuplicateTid), | |
1485 | .Port0_WrUnInitializedTID (Port2_WrUnInitializedTID), | |
1486 | .Port0_WrTimedoutTids (Port2_WrTimedoutTids), | |
1487 | .Port0_WrReOrderStateLogic (Port2_WrReOrderStateLogic), | |
1488 | .Port0_WrReOrderStateControl (Port2_WrReOrderStateControl), | |
1489 | .Port0_WrReOrderStateData0 (Port2_WrReOrderStateData0), | |
1490 | .Port0_WrReOrderStateData1 (Port2_WrReOrderStateData1), | |
1491 | .Port0_WrReOrderStateData2 (Port2_WrReOrderStateData2), | |
1492 | .Port0_WrReOrderStateData3 (Port2_WrReOrderStateData3), | |
1493 | .Port0_ReOrder_ECC_State (Port2_ReOrder_ECC_State), | |
1494 | .Port0_StoreForward_ECC_State (Port2_StoreForward_ECC_State), | |
1495 | .Port0_ReOrder_EccData (Port2_ReOrder_EccData), | |
1496 | .Port0_StoreForward_EccData (Port2_StoreForward_EccData), | |
1497 | .Port0_ReOrder_ClearEccError (Port2_ReOrder_ClearEccError), | |
1498 | .Port0_WrReOrderEccState (Port2_WrReOrderEccState), | |
1499 | .Port0_WrReOrderEccData0 (Port2_WrReOrderEccData0), | |
1500 | .Port0_WrReOrderEccData1 (Port2_WrReOrderEccData1), | |
1501 | .Port0_WrReOrderEccData2 (Port2_WrReOrderEccData2), | |
1502 | .Port0_WrReOrderEccData3 (Port2_WrReOrderEccData3), | |
1503 | .Port0_WrReOrderEccData4 (Port2_WrReOrderEccData4), | |
1504 | .Port0_StoreForward_ClearEccError (Port2_StoreForward_ClearEccError), | |
1505 | .Port0_WrStoreForwardEccState (Port2_WrStoreForwardEccState), | |
1506 | .Port0_WrStoreForwardEccData0 (Port2_WrStoreForwardEccData0), | |
1507 | .Port0_WrStoreForwardEccData1 (Port2_WrStoreForwardEccData1), | |
1508 | .Port0_WrStoreForwardEccData2 (Port2_WrStoreForwardEccData2), | |
1509 | .Port0_WrStoreForwardEccData3 (Port2_WrStoreForwardEccData3), | |
1510 | .Port0_WrStoreForwardEccData4 (Port2_WrStoreForwardEccData4), | |
1511 | .Port0_ReOrderEccControl (Port2_ReOrderEccControl), | |
1512 | .Port0_StoreForwardEccControl (Port2_StoreForwardEccControl), | |
1513 | .Port0_ClearStatistics (Port2_ClearStatistics), | |
1514 | .Port0_WrPacketStuffed (Port2_WrPacketStuffed), | |
1515 | .Port0_WrPacketXmitted (Port2_WrPacketXmitted), | |
1516 | .Port0_WrPacketRequested (Port2_WrPacketRequested), | |
1517 | .Port0_GatherRequestCount (Port2_GatherRequestCount), | |
1518 | .Port0_PacketRequestCount (Port2_PacketRequestCount), | |
1519 | .Port0_PktErrAbortCount (Port2_PktErrAbortCount), | |
1520 | .Port0_ReOrdersStuffed (Port2_ReOrdersStuffed), | |
1521 | .Port0_PacketsStuffed (Port2_PacketsStuffed), | |
1522 | .Port0_PacketsTransmitted (Port2_PacketsTransmitted), | |
1523 | .Port0_BytesTransmitted (Port2_BytesTransmitted), | |
1524 | .Port0_DMA_List (Port2_DMA_List), | |
1525 | .Port1_TidsInUse (Port3_TidsInUse), | |
1526 | .Port1_DuplicateTid (Port3_DuplicateTid), | |
1527 | .Port1_UnInitializedTID (Port3_UnInitializedTID), | |
1528 | .Port1_TimedoutTids (Port3_TimedoutTids), | |
1529 | .Port1_ReOrderStateLogic (Port3_ReOrderStateLogic), | |
1530 | .Port1_ReOrderStateControl (Port3_ReOrderStateControl), | |
1531 | .Port1_ReOrderStateData0 (Port3_ReOrderStateData0), | |
1532 | .Port1_ReOrderStateData1 (Port3_ReOrderStateData1), | |
1533 | .Port1_ReOrderStateData2 (Port3_ReOrderStateData2), | |
1534 | .Port1_ReOrderStateData3 (Port3_ReOrderStateData3), | |
1535 | .Port1_WrTidsInUse (Port3_WrTidsInUse), | |
1536 | .Port1_WrDuplicateTid (Port3_WrDuplicateTid), | |
1537 | .Port1_WrUnInitializedTID (Port3_WrUnInitializedTID), | |
1538 | .Port1_WrTimedoutTids (Port3_WrTimedoutTids), | |
1539 | .Port1_WrReOrderStateLogic (Port3_WrReOrderStateLogic), | |
1540 | .Port1_WrReOrderStateControl (Port3_WrReOrderStateControl), | |
1541 | .Port1_WrReOrderStateData0 (Port3_WrReOrderStateData0), | |
1542 | .Port1_WrReOrderStateData1 (Port3_WrReOrderStateData1), | |
1543 | .Port1_WrReOrderStateData2 (Port3_WrReOrderStateData2), | |
1544 | .Port1_WrReOrderStateData3 (Port3_WrReOrderStateData3), | |
1545 | .Port1_ReOrder_ECC_State (Port3_ReOrder_ECC_State), | |
1546 | .Port1_StoreForward_ECC_State (Port3_StoreForward_ECC_State), | |
1547 | .Port1_ReOrder_EccData (Port3_ReOrder_EccData), | |
1548 | .Port1_StoreForward_EccData (Port3_StoreForward_EccData), | |
1549 | .Port1_ReOrder_ClearEccError (Port3_ReOrder_ClearEccError), | |
1550 | .Port1_WrReOrderEccState (Port3_WrReOrderEccState), | |
1551 | .Port1_WrReOrderEccData0 (Port3_WrReOrderEccData0), | |
1552 | .Port1_WrReOrderEccData1 (Port3_WrReOrderEccData1), | |
1553 | .Port1_WrReOrderEccData2 (Port3_WrReOrderEccData2), | |
1554 | .Port1_WrReOrderEccData3 (Port3_WrReOrderEccData3), | |
1555 | .Port1_WrReOrderEccData4 (Port3_WrReOrderEccData4), | |
1556 | .Port1_StoreForward_ClearEccError (Port3_StoreForward_ClearEccError), | |
1557 | .Port1_WrStoreForwardEccState (Port3_WrStoreForwardEccState), | |
1558 | .Port1_WrStoreForwardEccData0 (Port3_WrStoreForwardEccData0), | |
1559 | .Port1_WrStoreForwardEccData1 (Port3_WrStoreForwardEccData1), | |
1560 | .Port1_WrStoreForwardEccData2 (Port3_WrStoreForwardEccData2), | |
1561 | .Port1_WrStoreForwardEccData3 (Port3_WrStoreForwardEccData3), | |
1562 | .Port1_WrStoreForwardEccData4 (Port3_WrStoreForwardEccData4), | |
1563 | .Port1_ReOrderEccControl (Port3_ReOrderEccControl), | |
1564 | .Port1_StoreForwardEccControl (Port3_StoreForwardEccControl), | |
1565 | .Port1_ClearStatistics (Port3_ClearStatistics), | |
1566 | .Port1_WrPacketStuffed (Port3_WrPacketStuffed), | |
1567 | .Port1_WrPacketXmitted (Port3_WrPacketXmitted), | |
1568 | .Port1_WrPacketRequested (Port3_WrPacketRequested), | |
1569 | .Port1_GatherRequestCount (Port3_GatherRequestCount), | |
1570 | .Port1_PacketRequestCount (Port3_PacketRequestCount), | |
1571 | .Port1_PktErrAbortCount (Port3_PktErrAbortCount), | |
1572 | .Port1_ReOrdersStuffed (Port3_ReOrdersStuffed), | |
1573 | .Port1_PacketsStuffed (Port3_PacketsStuffed), | |
1574 | .Port1_PacketsTransmitted (Port3_PacketsTransmitted), | |
1575 | .Port1_BytesTransmitted (Port3_BytesTransmitted), | |
1576 | .Port1_DMA_List (Port3_DMA_List) | |
1577 | ); | |
1578 | `endif | |
1579 | ||
1580 | /*--------------------------------------------------------------*/ | |
1581 | // END NIU TXC Read & Write Registers | |
1582 | /*--------------------------------------------------------------*/ | |
1583 | ||
1584 | endmodule |