Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: pcie_common_dcs_sdp.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | module pcie_common_dcs_sdp | |
36 | ( | |
37 | clk, // source clock | |
38 | rst_l, // reset | |
39 | csr_rng_data, // ring data | |
40 | ism2sdp_ld, // ism load | |
41 | ism2sdp_ds, // ism data select | |
42 | osm2sdp_ld, // ism load | |
43 | csr_pkt_data // packet data | |
44 | ); | |
45 | ||
46 | // ---------------------------------------------------------------------------- | |
47 | // Parameters | |
48 | // ---------------------------------------------------------------------------- | |
49 | parameter QD = 3, // queue depth | |
50 | QW = `FIRE_CSR_RING_WDTH; // queue width | |
51 | ||
52 | // ---------------------------------------------------------------------------- | |
53 | // Ports | |
54 | // ---------------------------------------------------------------------------- | |
55 | input clk; | |
56 | input rst_l; | |
57 | input [`FIRE_CSR_RING_BITS] csr_rng_data; | |
58 | input [QD-1:0] ism2sdp_ld; | |
59 | input [QD-2:0] ism2sdp_ds; | |
60 | input [2:0] osm2sdp_ld; | |
61 | ||
62 | output [`FIRE_CSR_PCKT_BITS] csr_pkt_data; | |
63 | ||
64 | // ---------------------------------------------------------------------------- | |
65 | // Variables | |
66 | // ---------------------------------------------------------------------------- | |
67 | wire [`FIRE_CSR_PCKT_BITS] csr_pkt_data; | |
68 | wire [QW-1:0] qdi, qdo; | |
69 | ||
70 | reg [`FIRE_CSR_RING_BITS] data [0:2]; | |
71 | reg [QW-1:0] que [0:QD-1]; | |
72 | ||
73 | integer i; | |
74 | ||
75 | // ---------------------------------------------------------------------------- | |
76 | // Combinational | |
77 | // ---------------------------------------------------------------------------- | |
78 | assign qdi = csr_rng_data; | |
79 | assign qdo = que[0]; | |
80 | ||
81 | assign csr_pkt_data = {data[2], data[1], data[0]}; | |
82 | ||
83 | // ---------------------------------------------------------------------------- | |
84 | // Sequential | |
85 | // ---------------------------------------------------------------------------- | |
86 | always @ (posedge clk) | |
87 | if (!rst_l) begin : que_rst | |
88 | integer j; | |
89 | for (j = 0; j < QD; j = j + 1) begin | |
90 | que[j] <= {QW{1'b0}}; | |
91 | end | |
92 | end | |
93 | else begin | |
94 | for (i = 0; i < QD-1; i = i + 1) begin | |
95 | if (ism2sdp_ld[i]) que[i] <= ism2sdp_ds[i] ? que[i+1] : qdi; | |
96 | end | |
97 | if (ism2sdp_ld[QD-1]) que[QD-1] <= qdi; | |
98 | end | |
99 | ||
100 | always @ (posedge clk) begin | |
101 | if (!rst_l) begin | |
102 | data[2] <= 0; | |
103 | data[1] <= 0; | |
104 | data[0] <= 0; | |
105 | end | |
106 | else begin | |
107 | if (osm2sdp_ld[2]) data[2] <= qdo; | |
108 | if (osm2sdp_ld[1]) data[1] <= qdo; | |
109 | if (osm2sdp_ld[0]) data[0] <= qdo; | |
110 | end | |
111 | end | |
112 | ||
113 | endmodule // pcie_common_dcs_sdp |