Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: gkt_ipc_ctl.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | module gkt_ipc_ctl ( | |
36 | tcu_scan_en, | |
37 | l2clk, | |
38 | lbist_run, | |
39 | scan_in, | |
40 | tcu_pce_ov, | |
41 | spc_aclk, | |
42 | spc_bclk, | |
43 | scan_out, | |
44 | lsu_gkt_pmen, | |
45 | ifu_l15_valid, | |
46 | mmu_l15_valid, | |
47 | lsu_l15_valid, | |
48 | spu_l15_valid, | |
49 | ifu_l15_addr39_37, | |
50 | ifu_l15_addr8_6, | |
51 | mmu_l15_addr39_37, | |
52 | mmu_l15_addr8_6, | |
53 | lsu_l15_addr39_37, | |
54 | lsu_l15_addr8_6, | |
55 | spu_l15_addr39_37, | |
56 | spu_l15_addr8_6, | |
57 | lsu_l15_lock, | |
58 | pcx_grant, | |
59 | ipd_optype, | |
60 | ncu_pm_ff, | |
61 | ncu_ba01_ff, | |
62 | ncu_ba23_ff, | |
63 | ncu_ba45_ff, | |
64 | ncu_ba67_ff, | |
65 | ipc_v0_ifu_new, | |
66 | ipc_v0_ifu_shft, | |
67 | ipc_v0_ifu_hold, | |
68 | ipc_v1_ifu_new, | |
69 | ipc_v1_ifu_hold, | |
70 | ipc_v0_mmu_new, | |
71 | ipc_v0_mmu_shft, | |
72 | ipc_v0_mmu_hold, | |
73 | ipc_v1_mmu_new, | |
74 | ipc_v1_mmu_hold, | |
75 | ipc_v0_lsu_new, | |
76 | ipc_v0_lsu_shft, | |
77 | ipc_v0_lsu_hold, | |
78 | ipc_v1_lsu_new, | |
79 | ipc_v1_lsu_hold, | |
80 | ipc_v0_spu_new, | |
81 | ipc_v0_spu_shft, | |
82 | ipc_v0_spu_hold, | |
83 | ipc_v1_spu_new, | |
84 | ipc_v1_spu_hold, | |
85 | l15_ifu_grant, | |
86 | l15_mmu_grant, | |
87 | l15_lsu_grant, | |
88 | l15_spu_grant, | |
89 | ipc_sel_ndrop_ifu_l1, | |
90 | ipc_sel_ndrop_mmu_l1, | |
91 | ipc_sel_ndrop_lsu_l1, | |
92 | ipc_sel_ndrop_spu_l1, | |
93 | ipc_sel_drop_ifu_l1, | |
94 | ipc_sel_drop_mmu_l1, | |
95 | ipc_sel_drop_lsu_l1, | |
96 | ipc_sel_drop_spu_l1, | |
97 | ipc_dropreg_wen, | |
98 | ipc_pq_clken, | |
99 | ipc_op_req_li, | |
100 | ipc_atm_req_li, | |
101 | l15_pmu_xbar_optype); | |
102 | wire pce_ov; | |
103 | wire stop; | |
104 | wire siclk; | |
105 | wire soclk; | |
106 | wire se; | |
107 | wire l1clk; | |
108 | wire pmen_reg_scanin; | |
109 | wire pmen_reg_scanout; | |
110 | wire gkt_pmen; | |
111 | wire dff_ncu_pb_scanin; | |
112 | wire dff_ncu_pb_scanout; | |
113 | wire pm; | |
114 | wire ba01; | |
115 | wire ba23; | |
116 | wire ba45; | |
117 | wire ba67; | |
118 | wire sel8_pa8_in; | |
119 | wire sel8_pa7_in; | |
120 | wire sel8_1_in; | |
121 | wire sel7_pa7_in; | |
122 | wire sel7_pa7b_in; | |
123 | wire sel7_1_in; | |
124 | wire dff_pb_sel_scanin; | |
125 | wire dff_pb_sel_scanout; | |
126 | wire sel8_pa8; | |
127 | wire sel8_pa7; | |
128 | wire sel8_1; | |
129 | wire sel7_pa7; | |
130 | wire sel7_pa7b; | |
131 | wire sel7_1; | |
132 | wire v0_ifu_in; | |
133 | wire v0_ifu; | |
134 | wire ifu_shift; | |
135 | wire v1_ifu; | |
136 | wire v1_ifu_in; | |
137 | wire ifu_eff_addr_8; | |
138 | wire ifu_eff_addr_7; | |
139 | wire ifu_l15_io; | |
140 | wire [8:0] ifu_l15_bank; | |
141 | wire [8:0] v0_ifu_req_in; | |
142 | wire [8:0] v1_ifu_req; | |
143 | wire [8:0] v0_ifu_req; | |
144 | wire [8:0] v1_ifu_req_in; | |
145 | wire dff_ifu_req_v0_scanin; | |
146 | wire dff_ifu_req_v0_scanout; | |
147 | wire dff_ifu_req_v1_scanin; | |
148 | wire dff_ifu_req_v1_scanout; | |
149 | wire dff_ifu_v0_scanin; | |
150 | wire dff_ifu_v0_scanout; | |
151 | wire dff_ifu_v1_scanin; | |
152 | wire dff_ifu_v1_scanout; | |
153 | wire v0_mmu_in; | |
154 | wire v0_mmu; | |
155 | wire mmu_shift; | |
156 | wire v1_mmu; | |
157 | wire v1_mmu_in; | |
158 | wire mmu_eff_addr_8; | |
159 | wire mmu_eff_addr_7; | |
160 | wire mmu_l15_io; | |
161 | wire [8:0] mmu_l15_bank; | |
162 | wire [8:0] v0_mmu_req_in; | |
163 | wire [8:0] v1_mmu_req; | |
164 | wire [8:0] v0_mmu_req; | |
165 | wire [8:0] v1_mmu_req_in; | |
166 | wire dff_mmu_req_v0_scanin; | |
167 | wire dff_mmu_req_v0_scanout; | |
168 | wire dff_mmu_req_v1_scanin; | |
169 | wire dff_mmu_req_v1_scanout; | |
170 | wire dff_mmu_v0_scanin; | |
171 | wire dff_mmu_v0_scanout; | |
172 | wire dff_mmu_v1_scanin; | |
173 | wire dff_mmu_v1_scanout; | |
174 | wire v0_lsu_in; | |
175 | wire v0_lsu; | |
176 | wire lsu_shift; | |
177 | wire v1_lsu; | |
178 | wire v1_lsu_in; | |
179 | wire v0_lsu_lock_in; | |
180 | wire v1_lsu_lock; | |
181 | wire v0_lsu_lock; | |
182 | wire v1_lsu_lock_in; | |
183 | wire lsu_eff_addr_8; | |
184 | wire lsu_eff_addr_7; | |
185 | wire lsu_l15_io; | |
186 | wire [8:0] lsu_l15_bank; | |
187 | wire [8:0] v0_lsu_req_in; | |
188 | wire [8:0] v1_lsu_req; | |
189 | wire [8:0] v0_lsu_req; | |
190 | wire [8:0] v1_lsu_req_in; | |
191 | wire dff_lsu_req_v0_scanin; | |
192 | wire dff_lsu_req_v0_scanout; | |
193 | wire dff_lsu_req_v1_scanin; | |
194 | wire dff_lsu_req_v1_scanout; | |
195 | wire dff_lsu_v0_scanin; | |
196 | wire dff_lsu_v0_scanout; | |
197 | wire dff_lsu_v1_scanin; | |
198 | wire dff_lsu_v1_scanout; | |
199 | wire dff_lsu_lock_v0_scanin; | |
200 | wire dff_lsu_lock_v0_scanout; | |
201 | wire dff_lsu_lock_v1_scanin; | |
202 | wire dff_lsu_lock_v1_scanout; | |
203 | wire v0_spu_in; | |
204 | wire v0_spu; | |
205 | wire spu_shift; | |
206 | wire v1_spu; | |
207 | wire v1_spu_in; | |
208 | wire spu_eff_addr_8; | |
209 | wire spu_eff_addr_7; | |
210 | wire spu_l15_io; | |
211 | wire [8:0] spu_l15_bank; | |
212 | wire [8:0] v0_spu_req_in; | |
213 | wire [8:0] v1_spu_req; | |
214 | wire [8:0] v0_spu_req; | |
215 | wire [8:0] v1_spu_req_in; | |
216 | wire dff_spu_req_v0_scanin; | |
217 | wire dff_spu_req_v0_scanout; | |
218 | wire dff_spu_req_v1_scanin; | |
219 | wire dff_spu_req_v1_scanout; | |
220 | wire dff_spu_v0_scanin; | |
221 | wire dff_spu_v0_scanout; | |
222 | wire dff_spu_v1_scanin; | |
223 | wire dff_spu_v1_scanout; | |
224 | wire f_im_in; | |
225 | wire f_im; | |
226 | wire sel_ifu_l1; | |
227 | wire sel_mmu_l1; | |
228 | wire force_ifu; | |
229 | wire force_mmu; | |
230 | wire f_ls_in; | |
231 | wire f_ls; | |
232 | wire sel_lsu_l1; | |
233 | wire sel_spu_l1; | |
234 | wire force_lsu; | |
235 | wire force_spu; | |
236 | wire f_i_in; | |
237 | wire f_i; | |
238 | wire sel_ifu_mmu_l1; | |
239 | wire sel_lsu_spu_l1; | |
240 | wire force_ifu_mmu; | |
241 | wire force_lsu_spu; | |
242 | wire ifu_v; | |
243 | wire [3:0] ipc_dropreg_valid; | |
244 | wire mmu_v; | |
245 | wire lsu_v; | |
246 | wire spu_v; | |
247 | wire ipc_sel_ifu; | |
248 | wire lock_acc; | |
249 | wire ipc_sel_mmu; | |
250 | wire ipc_sel_lsu; | |
251 | wire ipc_sel_spu; | |
252 | wire ipc_sel_ifu_mmu; | |
253 | wire ipc_sel_lsu_spu; | |
254 | wire lock_acc_in; | |
255 | wire [3:0] unit_sel_li; | |
256 | wire [8:0] pcxbuf_empty; | |
257 | wire [8:0] pqm_empty; | |
258 | wire [8:0] op_req_l1; | |
259 | wire [8:0] kill_lsu_atm_req; | |
260 | wire kill_lsu_req; | |
261 | wire [8:0] atm_req_li; | |
262 | wire [3:0] ipc_unit_sel_l1; | |
263 | wire sel_repeat_li; | |
264 | wire sel_nrepeat_drop_li; | |
265 | wire sel_nrepeat_ndrop_li; | |
266 | wire sel_nrepeat_drop_unused; | |
267 | wire sel_nrepeat_ndrop_unused; | |
268 | wire [8:0] req_nrepeat_drop_li; | |
269 | wire [8:0] dropreg0; | |
270 | wire [8:0] dropreg1; | |
271 | wire [8:0] dropreg2; | |
272 | wire [8:0] dropreg3; | |
273 | wire [8:0] req_nrepeat_ndrop_li; | |
274 | wire [8:0] atm_pq; | |
275 | wire [8:0] req_repeat_drop_li; | |
276 | wire [8:0] req_repeat_ndrop_li; | |
277 | wire ifu_grant_li; | |
278 | wire mmu_grant_li; | |
279 | wire lsu_grant_li; | |
280 | wire spu_grant_li; | |
281 | wire lock_reg_scanin; | |
282 | wire lock_reg_scanout; | |
283 | wire favori_reg_scanin; | |
284 | wire favori_reg_scanout; | |
285 | wire favorim_reg_scanin; | |
286 | wire favorim_reg_scanout; | |
287 | wire favorls_reg_scanin; | |
288 | wire favorls_reg_scanout; | |
289 | wire sel_reg_scanin; | |
290 | wire sel_reg_scanout; | |
291 | wire grant_reg_scanin; | |
292 | wire grant_reg_scanout; | |
293 | wire ifu_grant_l1; | |
294 | wire mmu_grant_l1; | |
295 | wire lsu_grant_l1; | |
296 | wire spu_grant_l1; | |
297 | wire l1_atm_req_reg_scanin; | |
298 | wire l1_atm_req_reg_scanout; | |
299 | wire [8:0] ipc_atm_l1; | |
300 | wire req_nrepeat_drop_reg_scanin; | |
301 | wire req_nrepeat_drop_reg_scanout; | |
302 | wire [8:0] req_nrepeat_drop_l1; | |
303 | wire req_nrepeat_ndrop_reg_scanin; | |
304 | wire req_nrepeat_ndrop_reg_scanout; | |
305 | wire [8:0] req_nrepeat_ndrop_l1; | |
306 | wire req_repeat_drop_reg_scanin; | |
307 | wire req_repeat_drop_reg_scanout; | |
308 | wire [8:0] ipc_req_repeat_drop_l1; | |
309 | wire req_repeat_ndrop_reg_scanin; | |
310 | wire req_repeat_ndrop_reg_scanout; | |
311 | wire [8:0] ipc_req_repeat_ndrop_l1; | |
312 | wire ifu_ndropped_pa; | |
313 | wire mmu_ndropped_pa; | |
314 | wire lsu_ndropped_pa; | |
315 | wire spu_ndropped_pa; | |
316 | wire req_dropped; | |
317 | wire [8:0] pqm_req_drop; | |
318 | wire req_dropped_; | |
319 | wire req_dropped_lat; | |
320 | wire [3:0] ipc_unit_sel_pa; | |
321 | wire [3:0] ipc_dropreg_valid_pa; | |
322 | wire req_dropped_lat_; | |
323 | wire [8:0] dropreg0_in; | |
324 | wire [8:0] dropreg1_in; | |
325 | wire [8:0] dropreg2_in; | |
326 | wire [8:0] dropreg3_in; | |
327 | wire [8:0] req_pq; | |
328 | wire [8:0] atm_pa; | |
329 | wire ipc_pq_valid; | |
330 | wire ifu_ndropped_l1; | |
331 | wire mmu_ndropped_l1; | |
332 | wire lsu_ndropped_l1; | |
333 | wire spu_ndropped_l1; | |
334 | wire ifu_dropped_pa; | |
335 | wire mmu_dropped_pa; | |
336 | wire lsu_dropped_pa; | |
337 | wire spu_dropped_pa; | |
338 | wire ifu_success_pa; | |
339 | wire mmu_success_pa; | |
340 | wire lsu_success_pa; | |
341 | wire spu_success_pa; | |
342 | wire inc_ifu; | |
343 | wire max_count_reached; | |
344 | wire clear_ifu; | |
345 | wire hold_ifu; | |
346 | wire [2:0] ifu_drop_cnt; | |
347 | wire [2:0] ifu_drop_cnt_lat; | |
348 | wire inc_mmu; | |
349 | wire clear_mmu; | |
350 | wire hold_mmu; | |
351 | wire [2:0] mmu_drop_cnt; | |
352 | wire [2:0] mmu_drop_cnt_lat; | |
353 | wire inc_lsu; | |
354 | wire clear_lsu; | |
355 | wire hold_lsu; | |
356 | wire [2:0] lsu_drop_cnt; | |
357 | wire [2:0] lsu_drop_cnt_lat; | |
358 | wire inc_spu; | |
359 | wire clear_spu; | |
360 | wire hold_spu; | |
361 | wire [2:0] spu_drop_cnt; | |
362 | wire [2:0] spu_drop_cnt_lat; | |
363 | wire max_count_reached_in; | |
364 | wire force_ifu_in; | |
365 | wire force_mmu_in; | |
366 | wire force_lsu_in; | |
367 | wire force_spu_in; | |
368 | wire force_ifu_mmu_in; | |
369 | wire force_lsu_spu_in; | |
370 | wire drop_cnt_scanin; | |
371 | wire drop_cnt_scanout; | |
372 | wire force_req_scanin; | |
373 | wire force_req_scanout; | |
374 | wire ifetch_pkt; | |
375 | wire dload_pkt; | |
376 | wire dstore_pkt; | |
377 | wire sload_pkt; | |
378 | wire sstore_pkt; | |
379 | wire mmu_pkt; | |
380 | wire ma_pkt; | |
381 | wire [2:0] pcx_pkt; | |
382 | wire [2:0] tid_pkt; | |
383 | wire valid_pkt; | |
384 | wire [8:0] req_pa; | |
385 | wire [6:0] xbar_optype; | |
386 | wire dff_xbar_type_scanin; | |
387 | wire dff_xbar_type_scanout; | |
388 | wire dff_unit_sel_pa_type_scanin; | |
389 | wire dff_unit_sel_pa_type_scanout; | |
390 | wire dff_unit_ndrop_pa_scanin; | |
391 | wire dff_unit_ndrop_pa_scanout; | |
392 | wire dff_req_drop_lat_scanin; | |
393 | wire dff_req_drop_lat_scanout; | |
394 | wire dff_req_drop_latx_scanin; | |
395 | wire dff_req_drop_latx_scanout; | |
396 | wire dff_dropreg_valid_scanin; | |
397 | wire dff_dropreg_valid_scanout; | |
398 | wire dff_dropreg0_scanin; | |
399 | wire dff_dropreg0_scanout; | |
400 | wire dff_dropreg1_scanin; | |
401 | wire dff_dropreg1_scanout; | |
402 | wire dff_dropreg2_scanin; | |
403 | wire dff_dropreg2_scanout; | |
404 | wire dff_dropreg3_scanin; | |
405 | wire dff_dropreg3_scanout; | |
406 | wire dff_req_pa_scanin; | |
407 | wire dff_req_pa_scanout; | |
408 | wire dff_atm_pa_scanin; | |
409 | wire dff_atm_pa_scanout; | |
410 | wire [8:0] pcx_grant_lb; | |
411 | wire pqm0_scanin; | |
412 | wire pqm0_scanout; | |
413 | wire pqm1_scanin; | |
414 | wire pqm1_scanout; | |
415 | wire pqm2_scanin; | |
416 | wire pqm2_scanout; | |
417 | wire pqm3_scanin; | |
418 | wire pqm3_scanout; | |
419 | wire pqm4_scanin; | |
420 | wire pqm4_scanout; | |
421 | wire pqm5_scanin; | |
422 | wire pqm5_scanout; | |
423 | wire pqm6_scanin; | |
424 | wire pqm6_scanout; | |
425 | wire pqm7_scanin; | |
426 | wire pqm7_scanout; | |
427 | wire pqm8_scanin; | |
428 | wire pqm8_scanout; | |
429 | wire spares_scanin; | |
430 | wire spares_scanout; | |
431 | ||
432 | ||
433 | // globals | |
434 | input tcu_scan_en; | |
435 | input l2clk; | |
436 | input lbist_run; | |
437 | input scan_in; | |
438 | input tcu_pce_ov; // scan signals | |
439 | input spc_aclk; | |
440 | input spc_bclk; | |
441 | output scan_out; | |
442 | ||
443 | ||
444 | input lsu_gkt_pmen; | |
445 | ||
446 | input ifu_l15_valid; // 0in known_driven | |
447 | input mmu_l15_valid; // 0in known_driven | |
448 | input lsu_l15_valid; // 0in known_driven | |
449 | input spu_l15_valid; // 0in known_driven | |
450 | ||
451 | input [39:37] ifu_l15_addr39_37; | |
452 | input [8:6] ifu_l15_addr8_6; | |
453 | input [39:37] mmu_l15_addr39_37; | |
454 | input [8:6] mmu_l15_addr8_6; | |
455 | input [39:37] lsu_l15_addr39_37; | |
456 | input [8:6] lsu_l15_addr8_6; | |
457 | input [39:37] spu_l15_addr39_37; | |
458 | input [8:6] spu_l15_addr8_6; | |
459 | ||
460 | input lsu_l15_lock; // 0in known_driven | |
461 | ||
462 | input [8:0] pcx_grant; | |
463 | ||
464 | input [8:0] ipd_optype; | |
465 | ||
466 | input ncu_pm_ff; | |
467 | input ncu_ba01_ff; | |
468 | input ncu_ba23_ff; | |
469 | input ncu_ba45_ff; | |
470 | input ncu_ba67_ff; | |
471 | ||
472 | ||
473 | ||
474 | output ipc_v0_ifu_new; | |
475 | output ipc_v0_ifu_shft; | |
476 | output ipc_v0_ifu_hold; | |
477 | ||
478 | output ipc_v1_ifu_new; | |
479 | output ipc_v1_ifu_hold; | |
480 | ||
481 | output ipc_v0_mmu_new; | |
482 | output ipc_v0_mmu_shft; | |
483 | output ipc_v0_mmu_hold; | |
484 | ||
485 | output ipc_v1_mmu_new; | |
486 | output ipc_v1_mmu_hold; | |
487 | ||
488 | output ipc_v0_lsu_new; | |
489 | output ipc_v0_lsu_shft; | |
490 | output ipc_v0_lsu_hold; | |
491 | ||
492 | output ipc_v1_lsu_new; | |
493 | output ipc_v1_lsu_hold; | |
494 | ||
495 | output ipc_v0_spu_new; | |
496 | output ipc_v0_spu_shft; | |
497 | output ipc_v0_spu_hold; | |
498 | ||
499 | output ipc_v1_spu_new; | |
500 | output ipc_v1_spu_hold; | |
501 | ||
502 | output l15_ifu_grant; | |
503 | output l15_mmu_grant; | |
504 | output l15_lsu_grant; | |
505 | output l15_spu_grant; | |
506 | ||
507 | output ipc_sel_ndrop_ifu_l1; | |
508 | output ipc_sel_ndrop_mmu_l1; | |
509 | output ipc_sel_ndrop_lsu_l1; | |
510 | output ipc_sel_ndrop_spu_l1; | |
511 | ||
512 | output ipc_sel_drop_ifu_l1; | |
513 | output ipc_sel_drop_mmu_l1; | |
514 | output ipc_sel_drop_lsu_l1; | |
515 | output ipc_sel_drop_spu_l1; | |
516 | ||
517 | output [3:0] ipc_dropreg_wen; | |
518 | output ipc_pq_clken; | |
519 | ||
520 | output [8:0] ipc_op_req_li; | |
521 | output [8:0] ipc_atm_req_li; | |
522 | ||
523 | ||
524 | ||
525 | ||
526 | ||
527 | output [6:0] l15_pmu_xbar_optype; | |
528 | ||
529 | ||
530 | ||
531 | // scan renames | |
532 | assign pce_ov = tcu_pce_ov; | |
533 | assign stop = 1'b0; | |
534 | assign siclk = spc_aclk; | |
535 | assign soclk = spc_bclk; | |
536 | assign se = tcu_scan_en ; | |
537 | // end scan | |
538 | ||
539 | ||
540 | //////////////////////////////////////////////////////// | |
541 | gkt_ipc_ctl_l1clkhdr_ctl_macro clkgen | |
542 | ( | |
543 | .l2clk(l2clk), | |
544 | .l1en (1'b1 ), | |
545 | .l1clk(l1clk), | |
546 | .pce_ov(pce_ov), | |
547 | .stop(stop), | |
548 | .se(se)); | |
549 | //////////////////////////////////////////////////////// | |
550 | gkt_ipc_ctl_msff_ctl_macro__width_1 pmen_reg | |
551 | ( | |
552 | .scan_in(pmen_reg_scanin), | |
553 | .scan_out(pmen_reg_scanout), | |
554 | .l1clk (l1clk), | |
555 | .din (lsu_gkt_pmen), | |
556 | .dout (gkt_pmen), | |
557 | .siclk(siclk), | |
558 | .soclk(soclk) | |
559 | ); | |
560 | ||
561 | //////////////////////////////////////////////////////// | |
562 | // Partial bank support | |
563 | // N2 supports partial L2 banks. | |
564 | // Following truth table is used by all spc cores and sii to | |
565 | // route the request to the correct bank | |
566 | // | |
567 | //PM avaialble banks req[2] req[1] req[0] | |
568 | // ba67 ba45 ba23 ba01 | |
569 | //----------------------------------------------------------- | |
570 | //0 x x x x pa[8] pa[7] pa[6] | |
571 | //1 0 0 0 0 illegal 0 0 pa[6] | |
572 | //1 0 0 0 1 0 0 pa[6] | |
573 | //1 0 0 1 0 0 1 pa[6] | |
574 | //1 0 0 1 1 0 pa[7] pa[6] | |
575 | //1 0 1 0 0 1 0 pa[6] | |
576 | //1 0 1 0 1 pa[7] 0 pa[6] | |
577 | //1 0 1 1 0 pa[7] ~pa[7] pa[6] | |
578 | //1 0 1 1 1 illegal 0 pa[7] pa[6] | |
579 | //1 1 0 0 0 1 1 pa[6] | |
580 | //1 1 0 0 1 pa[7] pa[7] pa[6] | |
581 | //1 1 0 1 0 pa[7] 1 pa[6] | |
582 | //1 1 0 1 1 illegal 0 pa[7] pa[6] | |
583 | //1 1 1 0 0 1 pa[7] pa[6] | |
584 | //1 1 1 0 1 illegal 1 pa[7] pa[6] | |
585 | //1 1 1 1 0 illegal 1 pa[7] pa[6] | |
586 | //1 1 1 1 1 pa[8] pa[7] pa[6] | |
587 | ||
588 | //.i 5 | |
589 | //.o 8 | |
590 | //.ilb pm ba67 ba45 ba23 ba01 | |
591 | //.olb sel8_pa8 sel8_pa7 sel8_1 sel8_0 sel7_pa7 sel_pa7b sel7_1 sel7_0 | |
592 | //.type fr | |
593 | //0 - - - - 1 0 0 0 1 0 0 0 | |
594 | //1 0 0 0 0 0 0 0 1 0 0 0 1 | |
595 | //1 0 0 0 1 0 0 0 1 0 0 0 1 | |
596 | //1 0 0 1 0 0 0 0 1 0 0 1 0 | |
597 | //1 0 0 1 1 0 0 0 1 1 0 0 0 | |
598 | //1 0 1 0 0 0 0 1 0 0 0 0 1 | |
599 | //1 0 1 0 1 0 1 0 0 0 0 0 1 | |
600 | //1 0 1 1 0 0 1 0 0 0 1 0 0 | |
601 | //1 0 1 1 1 0 0 0 1 1 0 0 0 | |
602 | //1 1 0 0 0 0 0 1 0 0 0 1 0 | |
603 | //1 1 0 0 1 0 1 0 0 1 0 0 0 | |
604 | //1 1 0 1 0 0 1 0 0 0 0 1 0 | |
605 | //1 1 0 1 1 0 0 0 1 1 0 0 0 | |
606 | //1 1 1 0 0 0 0 1 0 1 0 0 0 | |
607 | //1 1 1 0 1 0 0 1 0 1 0 0 0 | |
608 | //1 1 1 1 0 0 0 1 0 1 0 0 0 | |
609 | //1 1 1 1 1 1 0 0 0 1 0 0 0 | |
610 | //v5.0 = (ba67&ba45&ba23&ba01) | (!pm); | |
611 | ||
612 | //v5.1 = (pm&ba67&!ba45&ba23&!ba01) | (pm&!ba67&ba45&ba23&!ba01) | (pm&ba67 | |
613 | // &!ba45&!ba23&ba01) | (pm&!ba67&ba45&!ba23&ba01); | |
614 | ||
615 | //v5.2 = (pm&ba67&!ba23&!ba01) | (pm&ba45&!ba23&!ba01) | (pm&ba67&ba45&!ba01) | ( | |
616 | // pm&ba67&ba45&!ba23); | |
617 | ||
618 | //v5.3 = (pm&!ba67&!ba45) | (pm&!ba45&ba23&ba01) | (pm&!ba67&ba23&ba01); | |
619 | ||
620 | //v5.4 = (ba67&ba45) | (ba23&ba01) | (ba67&ba01) | (!pm); | |
621 | ||
622 | //v5.5 = (pm&!ba67&ba45&ba23&!ba01); | |
623 | ||
624 | //v5.6 = (pm&ba67&!ba45&!ba01) | (pm&!ba45&ba23&!ba01); | |
625 | ||
626 | //v5.7 = (pm&!ba67&!ba23); | |
627 | gkt_ipc_ctl_msff_ctl_macro__width_5 dff_ncu_pb | |
628 | ( | |
629 | .scan_in(dff_ncu_pb_scanin), | |
630 | .scan_out(dff_ncu_pb_scanout), | |
631 | .l1clk(l1clk), | |
632 | .din ({ncu_pm_ff,ncu_ba01_ff,ncu_ba23_ff,ncu_ba45_ff,ncu_ba67_ff}), | |
633 | .dout ({pm,ba01,ba23,ba45,ba67}), | |
634 | .siclk(siclk), | |
635 | .soclk(soclk) | |
636 | ); | |
637 | ||
638 | assign sel8_pa8_in = (ba67 & ba45 & ba23 & ba01) | (!pm); | |
639 | ||
640 | assign sel8_pa7_in = (pm & ba67 & !ba45 & ba23 & !ba01) | | |
641 | (pm & !ba67 & ba45 & ba23 & !ba01) | | |
642 | (pm & ba67 & !ba45 & !ba23 & ba01) | | |
643 | (pm & !ba67 & ba45 & !ba23 & ba01); | |
644 | ||
645 | assign sel8_1_in = (pm & ba67 & !ba23 & !ba01) | | |
646 | (pm & ba45 & !ba23 & !ba01) | | |
647 | (pm & ba67 & ba45 & !ba01) | | |
648 | (pm & ba67 & ba45 & !ba23); | |
649 | ||
650 | assign sel7_pa7_in = (ba67 & ba45) | | |
651 | (ba23 & ba01) | | |
652 | (ba67 & ba01) | | |
653 | (!pm); | |
654 | ||
655 | assign sel7_pa7b_in = (pm & !ba67 & ba45 & ba23 & !ba01); | |
656 | ||
657 | assign sel7_1_in = (pm & ba67 & !ba45 & !ba01) | | |
658 | (pm & !ba45 & ba23 & !ba01); | |
659 | ||
660 | ||
661 | gkt_ipc_ctl_msff_ctl_macro__width_6 dff_pb_sel | |
662 | ( | |
663 | .scan_in(dff_pb_sel_scanin), | |
664 | .scan_out(dff_pb_sel_scanout), | |
665 | .l1clk(l1clk), | |
666 | .din ({sel8_pa8_in, sel8_pa7_in, sel8_1_in, sel7_pa7_in, sel7_pa7b_in, sel7_1_in}), | |
667 | .dout ({sel8_pa8, sel8_pa7, sel8_1, sel7_pa7, sel7_pa7b, sel7_1}), | |
668 | .siclk(siclk), | |
669 | .soclk(soclk) | |
670 | ); | |
671 | ||
672 | //////////////////////////////////////////////////////// | |
673 | ||
674 | ||
675 | ||
676 | // Latch ifu data in 2-entry FIFO | |
677 | ||
678 | assign v0_ifu_in = (v0_ifu & !ifu_shift) | ifu_l15_valid | v1_ifu; | |
679 | assign v1_ifu_in = (v1_ifu & !ifu_shift) | (v1_ifu & ifu_l15_valid) | (v0_ifu & ifu_l15_valid & !ifu_shift); | |
680 | ||
681 | assign ipc_v0_ifu_new = (!v0_ifu) | (v0_ifu & !v1_ifu & ifu_shift); | |
682 | assign ipc_v0_ifu_shft = v1_ifu & ifu_shift; | |
683 | assign ipc_v0_ifu_hold = (v0_ifu & !ifu_shift); | |
684 | // 0in one_hot -var {ipc_v0_ifu_new,ipc_v0_ifu_shft,ipc_v0_ifu_hold} | |
685 | ||
686 | //assign ipc_v1_ifu_new = (~v1_ifu | ifu_shift); | |
687 | //assign ipc_v1_ifu_hold = (v1_ifu & !ifu_shift); | |
688 | // changed for power | |
689 | assign ipc_v1_ifu_new = (~v1_ifu | ifu_shift) & v1_ifu_in; | |
690 | assign ipc_v1_ifu_hold = (v1_ifu & !ifu_shift) | ~v1_ifu_in; | |
691 | ||
692 | assign ifu_eff_addr_8 = (sel8_pa8 & ifu_l15_addr8_6[8]) | | |
693 | (sel8_pa7 & ifu_l15_addr8_6[7]) | | |
694 | (sel8_1); | |
695 | ||
696 | assign ifu_eff_addr_7 = (sel7_pa7 & ifu_l15_addr8_6[7]) | | |
697 | (sel7_pa7b & ~ifu_l15_addr8_6[7]) | | |
698 | (sel7_1); | |
699 | ||
700 | // determine bank being requested by ifu and latch it in two-entry fifo. | |
701 | assign ifu_l15_io = ifu_l15_addr39_37[39] & ~(~ifu_l15_addr39_37[38] & ifu_l15_addr39_37[37]); | |
702 | assign ifu_l15_bank[0] = ~ifu_l15_io & ~ifu_eff_addr_8 & ~ifu_eff_addr_7 & ~ifu_l15_addr8_6[6]; | |
703 | assign ifu_l15_bank[1] = ~ifu_l15_io & ~ifu_eff_addr_8 & ~ifu_eff_addr_7 & ifu_l15_addr8_6[6]; | |
704 | assign ifu_l15_bank[2] = ~ifu_l15_io & ~ifu_eff_addr_8 & ifu_eff_addr_7 & ~ifu_l15_addr8_6[6]; | |
705 | assign ifu_l15_bank[3] = ~ifu_l15_io & ~ifu_eff_addr_8 & ifu_eff_addr_7 & ifu_l15_addr8_6[6]; | |
706 | assign ifu_l15_bank[4] = ~ifu_l15_io & ifu_eff_addr_8 & ~ifu_eff_addr_7 & ~ifu_l15_addr8_6[6]; | |
707 | assign ifu_l15_bank[5] = ~ifu_l15_io & ifu_eff_addr_8 & ~ifu_eff_addr_7 & ifu_l15_addr8_6[6]; | |
708 | assign ifu_l15_bank[6] = ~ifu_l15_io & ifu_eff_addr_8 & ifu_eff_addr_7 & ~ifu_l15_addr8_6[6]; | |
709 | assign ifu_l15_bank[7] = ~ifu_l15_io & ifu_eff_addr_8 & ifu_eff_addr_7 & ifu_l15_addr8_6[6]; | |
710 | assign ifu_l15_bank[8] = ifu_l15_io; | |
711 | ||
712 | assign v0_ifu_req_in[8:0] = ({9{ipc_v0_ifu_new & ifu_l15_valid}} & ifu_l15_bank[8:0]) | | |
713 | ({9{ipc_v0_ifu_shft}} & v1_ifu_req[8:0]) | | |
714 | ({9{ipc_v0_ifu_hold}} & v0_ifu_req[8:0]); | |
715 | ||
716 | assign v1_ifu_req_in[8:0] = ({9{ipc_v1_ifu_new & ifu_l15_valid}} & ifu_l15_bank[8:0]) | | |
717 | ({9{ipc_v1_ifu_hold}} & v1_ifu_req[8:0]); | |
718 | ||
719 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_ifu_req_v0 | |
720 | ( | |
721 | .scan_in(dff_ifu_req_v0_scanin), | |
722 | .scan_out(dff_ifu_req_v0_scanout), | |
723 | .l1clk(l1clk), | |
724 | .din (v0_ifu_req_in[8:0]), | |
725 | .dout (v0_ifu_req[8:0]), | |
726 | .siclk(siclk), | |
727 | .soclk(soclk) | |
728 | ); | |
729 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_ifu_req_v1 | |
730 | ( | |
731 | .scan_in(dff_ifu_req_v1_scanin), | |
732 | .scan_out(dff_ifu_req_v1_scanout), | |
733 | .l1clk(l1clk), | |
734 | .din (v1_ifu_req_in[8:0]), | |
735 | .dout (v1_ifu_req[8:0]), | |
736 | .siclk(siclk), | |
737 | .soclk(soclk) | |
738 | ); | |
739 | ||
740 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_ifu_v0 | |
741 | ( | |
742 | .scan_in(dff_ifu_v0_scanin), | |
743 | .scan_out(dff_ifu_v0_scanout), | |
744 | .l1clk(l1clk), | |
745 | .din (v0_ifu_in), | |
746 | .dout (v0_ifu), | |
747 | .siclk(siclk), | |
748 | .soclk(soclk) | |
749 | ); | |
750 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_ifu_v1 | |
751 | ( | |
752 | .scan_in(dff_ifu_v1_scanin), | |
753 | .scan_out(dff_ifu_v1_scanout), | |
754 | .l1clk(l1clk), | |
755 | .din (v1_ifu_in), | |
756 | .dout (v1_ifu), | |
757 | .siclk(siclk), | |
758 | .soclk(soclk) | |
759 | ); | |
760 | ||
761 | //////////////////////////////////////////////////////// | |
762 | // Latch mmu data in 2-entry FIFO | |
763 | ||
764 | assign v0_mmu_in = (v0_mmu & !mmu_shift) | mmu_l15_valid | v1_mmu; | |
765 | assign v1_mmu_in = (v1_mmu & !mmu_shift) | (v1_mmu & mmu_l15_valid) | (v0_mmu & mmu_l15_valid & !mmu_shift); | |
766 | ||
767 | assign ipc_v0_mmu_new = (!v0_mmu) | (v0_mmu & !v1_mmu & mmu_shift); | |
768 | assign ipc_v0_mmu_shft = v1_mmu & mmu_shift; | |
769 | assign ipc_v0_mmu_hold = (v0_mmu & !mmu_shift); | |
770 | // 0in one_hot -var {ipc_v0_mmu_new,ipc_v0_mmu_shft,ipc_v0_mmu_hold} | |
771 | ||
772 | //assign ipc_v1_mmu_new = (~v1_mmu | mmu_shift); | |
773 | //assign ipc_v1_mmu_hold = (v1_mmu & !mmu_shift); | |
774 | // changed for power | |
775 | assign ipc_v1_mmu_new = (~v1_mmu | mmu_shift) & v1_mmu_in; | |
776 | assign ipc_v1_mmu_hold = (v1_mmu & !mmu_shift) | ~v1_mmu_in; | |
777 | ||
778 | assign mmu_eff_addr_8 = (sel8_pa8 & mmu_l15_addr8_6[8]) | | |
779 | (sel8_pa7 & mmu_l15_addr8_6[7]) | | |
780 | (sel8_1); | |
781 | ||
782 | assign mmu_eff_addr_7 = (sel7_pa7 & mmu_l15_addr8_6[7]) | | |
783 | (sel7_pa7b & ~mmu_l15_addr8_6[7]) | | |
784 | (sel7_1); | |
785 | ||
786 | // determine bank being requested by mmu and latch it in two-entry fifo. | |
787 | assign mmu_l15_io = mmu_l15_addr39_37[39] & ~(~mmu_l15_addr39_37[38] & mmu_l15_addr39_37[37]); | |
788 | assign mmu_l15_bank[0] = ~mmu_l15_io & ~mmu_eff_addr_8 & ~mmu_eff_addr_7 & ~mmu_l15_addr8_6[6]; | |
789 | assign mmu_l15_bank[1] = ~mmu_l15_io & ~mmu_eff_addr_8 & ~mmu_eff_addr_7 & mmu_l15_addr8_6[6]; | |
790 | assign mmu_l15_bank[2] = ~mmu_l15_io & ~mmu_eff_addr_8 & mmu_eff_addr_7 & ~mmu_l15_addr8_6[6]; | |
791 | assign mmu_l15_bank[3] = ~mmu_l15_io & ~mmu_eff_addr_8 & mmu_eff_addr_7 & mmu_l15_addr8_6[6]; | |
792 | assign mmu_l15_bank[4] = ~mmu_l15_io & mmu_eff_addr_8 & ~mmu_eff_addr_7 & ~mmu_l15_addr8_6[6]; | |
793 | assign mmu_l15_bank[5] = ~mmu_l15_io & mmu_eff_addr_8 & ~mmu_eff_addr_7 & mmu_l15_addr8_6[6]; | |
794 | assign mmu_l15_bank[6] = ~mmu_l15_io & mmu_eff_addr_8 & mmu_eff_addr_7 & ~mmu_l15_addr8_6[6]; | |
795 | assign mmu_l15_bank[7] = ~mmu_l15_io & mmu_eff_addr_8 & mmu_eff_addr_7 & mmu_l15_addr8_6[6]; | |
796 | assign mmu_l15_bank[8] = mmu_l15_io; | |
797 | ||
798 | assign v0_mmu_req_in[8:0] = ({9{ipc_v0_mmu_new & mmu_l15_valid}} & mmu_l15_bank[8:0]) | | |
799 | ({9{ipc_v0_mmu_shft}} & v1_mmu_req[8:0]) | | |
800 | ({9{ipc_v0_mmu_hold}} & v0_mmu_req[8:0]); | |
801 | ||
802 | assign v1_mmu_req_in[8:0] = ({9{ipc_v1_mmu_new & mmu_l15_valid}} & mmu_l15_bank[8:0]) | | |
803 | ({9{ipc_v1_mmu_hold}} & v1_mmu_req[8:0]); | |
804 | ||
805 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_mmu_req_v0 | |
806 | ( | |
807 | .scan_in(dff_mmu_req_v0_scanin), | |
808 | .scan_out(dff_mmu_req_v0_scanout), | |
809 | .l1clk(l1clk), | |
810 | .din (v0_mmu_req_in[8:0]), | |
811 | .dout (v0_mmu_req[8:0]), | |
812 | .siclk(siclk), | |
813 | .soclk(soclk) | |
814 | ); | |
815 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_mmu_req_v1 | |
816 | ( | |
817 | .scan_in(dff_mmu_req_v1_scanin), | |
818 | .scan_out(dff_mmu_req_v1_scanout), | |
819 | .l1clk(l1clk), | |
820 | .din (v1_mmu_req_in[8:0]), | |
821 | .dout (v1_mmu_req[8:0]), | |
822 | .siclk(siclk), | |
823 | .soclk(soclk) | |
824 | ); | |
825 | ||
826 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_mmu_v0 | |
827 | ( | |
828 | .scan_in(dff_mmu_v0_scanin), | |
829 | .scan_out(dff_mmu_v0_scanout), | |
830 | .l1clk(l1clk), | |
831 | .din (v0_mmu_in), | |
832 | .dout (v0_mmu), | |
833 | .siclk(siclk), | |
834 | .soclk(soclk) | |
835 | ); | |
836 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_mmu_v1 | |
837 | ( | |
838 | .scan_in(dff_mmu_v1_scanin), | |
839 | .scan_out(dff_mmu_v1_scanout), | |
840 | .l1clk(l1clk), | |
841 | .din (v1_mmu_in), | |
842 | .dout (v1_mmu), | |
843 | .siclk(siclk), | |
844 | .soclk(soclk) | |
845 | ); | |
846 | ||
847 | //////////////////////////////////////////////////////// | |
848 | // Latch lsu data in 2-entry FIFO | |
849 | assign v0_lsu_in = (v0_lsu & ~lsu_shift) | lsu_l15_valid | v1_lsu ; | |
850 | assign v1_lsu_in = (v1_lsu & ~lsu_shift) | (v1_lsu & lsu_l15_valid) | (v0_lsu & lsu_l15_valid & ~lsu_shift); | |
851 | ||
852 | assign ipc_v0_lsu_new = (~v0_lsu) | (v0_lsu & ~v1_lsu & lsu_shift); | |
853 | assign ipc_v0_lsu_shft = v1_lsu & lsu_shift; | |
854 | assign ipc_v0_lsu_hold = (v0_lsu & ~lsu_shift); | |
855 | // 0in one_hot -var {ipc_v0_lsu_new,ipc_v0_lsu_shft,ipc_v0_lsu_hold} | |
856 | ||
857 | ||
858 | //assign ipc_v1_lsu_new = (~v1_lsu | lsu_shift); | |
859 | //assign ipc_v1_lsu_hold = (v1_lsu & !lsu_shift); | |
860 | //changed for power saving | |
861 | assign ipc_v1_lsu_new = (~v1_lsu | lsu_shift) & v1_lsu_in; | |
862 | assign ipc_v1_lsu_hold = (v1_lsu & !lsu_shift) | ~v1_lsu_in; | |
863 | ||
864 | ||
865 | assign v0_lsu_lock_in = (ipc_v0_lsu_new & lsu_l15_lock & lsu_l15_valid) | | |
866 | (ipc_v0_lsu_shft & v1_lsu_lock) | | |
867 | (ipc_v0_lsu_hold & v0_lsu_lock); | |
868 | ||
869 | assign v1_lsu_lock_in = (ipc_v1_lsu_new & lsu_l15_lock & lsu_l15_valid) | | |
870 | (ipc_v1_lsu_hold & v1_lsu_lock); | |
871 | ||
872 | assign lsu_eff_addr_8 = (sel8_pa8 & lsu_l15_addr8_6[8]) | | |
873 | (sel8_pa7 & lsu_l15_addr8_6[7]) | | |
874 | (sel8_1); | |
875 | ||
876 | assign lsu_eff_addr_7 = (sel7_pa7 & lsu_l15_addr8_6[7]) | | |
877 | (sel7_pa7b & ~lsu_l15_addr8_6[7]) | | |
878 | (sel7_1); | |
879 | ||
880 | // determine bank being requested by lsu and latch it in two-entry fifo. | |
881 | assign lsu_l15_io = lsu_l15_addr39_37[39] & ~(~lsu_l15_addr39_37[38] & lsu_l15_addr39_37[37]); | |
882 | assign lsu_l15_bank[0] = ~lsu_l15_io & ~lsu_eff_addr_8 & ~lsu_eff_addr_7 & ~lsu_l15_addr8_6[6]; | |
883 | assign lsu_l15_bank[1] = ~lsu_l15_io & ~lsu_eff_addr_8 & ~lsu_eff_addr_7 & lsu_l15_addr8_6[6]; | |
884 | assign lsu_l15_bank[2] = ~lsu_l15_io & ~lsu_eff_addr_8 & lsu_eff_addr_7 & ~lsu_l15_addr8_6[6]; | |
885 | assign lsu_l15_bank[3] = ~lsu_l15_io & ~lsu_eff_addr_8 & lsu_eff_addr_7 & lsu_l15_addr8_6[6]; | |
886 | assign lsu_l15_bank[4] = ~lsu_l15_io & lsu_eff_addr_8 & ~lsu_eff_addr_7 & ~lsu_l15_addr8_6[6]; | |
887 | assign lsu_l15_bank[5] = ~lsu_l15_io & lsu_eff_addr_8 & ~lsu_eff_addr_7 & lsu_l15_addr8_6[6]; | |
888 | assign lsu_l15_bank[6] = ~lsu_l15_io & lsu_eff_addr_8 & lsu_eff_addr_7 & ~lsu_l15_addr8_6[6]; | |
889 | assign lsu_l15_bank[7] = ~lsu_l15_io & lsu_eff_addr_8 & lsu_eff_addr_7 & lsu_l15_addr8_6[6]; | |
890 | assign lsu_l15_bank[8] = lsu_l15_io; | |
891 | ||
892 | assign v0_lsu_req_in[8:0] = ({9{ipc_v0_lsu_new & lsu_l15_valid}} & lsu_l15_bank[8:0]) | | |
893 | ({9{ipc_v0_lsu_shft}} & v1_lsu_req[8:0]) | | |
894 | ({9{ipc_v0_lsu_hold}} & v0_lsu_req[8:0]); | |
895 | ||
896 | assign v1_lsu_req_in[8:0] = ({9{ipc_v1_lsu_new & lsu_l15_valid}} & lsu_l15_bank[8:0]) | | |
897 | ({9{ipc_v1_lsu_hold}} & v1_lsu_req[8:0]); | |
898 | ||
899 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_lsu_req_v0 | |
900 | ( | |
901 | .scan_in(dff_lsu_req_v0_scanin), | |
902 | .scan_out(dff_lsu_req_v0_scanout), | |
903 | .l1clk(l1clk), | |
904 | .din (v0_lsu_req_in[8:0]), | |
905 | .dout (v0_lsu_req[8:0]), | |
906 | .siclk(siclk), | |
907 | .soclk(soclk) | |
908 | ); | |
909 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_lsu_req_v1 | |
910 | ( | |
911 | .scan_in(dff_lsu_req_v1_scanin), | |
912 | .scan_out(dff_lsu_req_v1_scanout), | |
913 | .l1clk(l1clk), | |
914 | .din (v1_lsu_req_in[8:0]), | |
915 | .dout (v1_lsu_req[8:0]), | |
916 | .siclk(siclk), | |
917 | .soclk(soclk) | |
918 | ); | |
919 | ||
920 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_lsu_v0 | |
921 | ( | |
922 | .scan_in(dff_lsu_v0_scanin), | |
923 | .scan_out(dff_lsu_v0_scanout), | |
924 | .l1clk(l1clk), | |
925 | .din (v0_lsu_in), | |
926 | .dout (v0_lsu), | |
927 | .siclk(siclk), | |
928 | .soclk(soclk) | |
929 | ); | |
930 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_lsu_v1 | |
931 | ( | |
932 | .scan_in(dff_lsu_v1_scanin), | |
933 | .scan_out(dff_lsu_v1_scanout), | |
934 | .l1clk(l1clk), | |
935 | .din (v1_lsu_in), | |
936 | .dout (v1_lsu), | |
937 | .siclk(siclk), | |
938 | .soclk(soclk) | |
939 | ); | |
940 | ||
941 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_lsu_lock_v0 | |
942 | ( | |
943 | .scan_in(dff_lsu_lock_v0_scanin), | |
944 | .scan_out(dff_lsu_lock_v0_scanout), | |
945 | .l1clk(l1clk), | |
946 | .din (v0_lsu_lock_in), | |
947 | .dout (v0_lsu_lock), | |
948 | .siclk(siclk), | |
949 | .soclk(soclk) | |
950 | ); | |
951 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_lsu_lock_v1 | |
952 | ( | |
953 | .scan_in(dff_lsu_lock_v1_scanin), | |
954 | .scan_out(dff_lsu_lock_v1_scanout), | |
955 | .l1clk(l1clk), | |
956 | .din (v1_lsu_lock_in), | |
957 | .dout (v1_lsu_lock), | |
958 | .siclk(siclk), | |
959 | .soclk(soclk) | |
960 | ); | |
961 | ||
962 | //////////////////////////////////////////////////////// | |
963 | // Latch spu data in 2-entry FIFO | |
964 | ||
965 | assign v0_spu_in = (v0_spu & !spu_shift) | spu_l15_valid | v1_spu; | |
966 | assign v1_spu_in = (v1_spu & !spu_shift) | (v1_spu & spu_l15_valid) | (v0_spu & spu_l15_valid & !spu_shift); | |
967 | ||
968 | assign ipc_v0_spu_new = (!v0_spu) | (v0_spu & !v1_spu & spu_shift); | |
969 | assign ipc_v0_spu_shft = v1_spu & spu_shift; | |
970 | assign ipc_v0_spu_hold = (v0_spu & !spu_shift); | |
971 | // 0in one_hot -var {ipc_v0_spu_new,ipc_v0_spu_shft,ipc_v0_spu_hold} | |
972 | ||
973 | //assign ipc_v1_spu_new = (~v1_spu | spu_shift); | |
974 | //assign ipc_v1_spu_hold = (v1_spu & !spu_shift); | |
975 | // changed for power | |
976 | assign ipc_v1_spu_new = (~v1_spu | spu_shift) & v1_spu_in; | |
977 | assign ipc_v1_spu_hold = (v1_spu & !spu_shift) | ~v1_spu_in; | |
978 | ||
979 | assign spu_eff_addr_8 = (sel8_pa8 & spu_l15_addr8_6[8]) | | |
980 | (sel8_pa7 & spu_l15_addr8_6[7]) | | |
981 | (sel8_1); | |
982 | ||
983 | assign spu_eff_addr_7 = (sel7_pa7 & spu_l15_addr8_6[7]) | | |
984 | (sel7_pa7b & ~spu_l15_addr8_6[7]) | | |
985 | (sel7_1); | |
986 | ||
987 | // determine bank being requested by spu and latch it in two-entry fifo. | |
988 | assign spu_l15_io = spu_l15_addr39_37[39] & ~(~spu_l15_addr39_37[38] & spu_l15_addr39_37[37]); | |
989 | assign spu_l15_bank[0] = ~spu_l15_io & ~spu_eff_addr_8 & ~spu_eff_addr_7 & ~spu_l15_addr8_6[6]; | |
990 | assign spu_l15_bank[1] = ~spu_l15_io & ~spu_eff_addr_8 & ~spu_eff_addr_7 & spu_l15_addr8_6[6]; | |
991 | assign spu_l15_bank[2] = ~spu_l15_io & ~spu_eff_addr_8 & spu_eff_addr_7 & ~spu_l15_addr8_6[6]; | |
992 | assign spu_l15_bank[3] = ~spu_l15_io & ~spu_eff_addr_8 & spu_eff_addr_7 & spu_l15_addr8_6[6]; | |
993 | assign spu_l15_bank[4] = ~spu_l15_io & spu_eff_addr_8 & ~spu_eff_addr_7 & ~spu_l15_addr8_6[6]; | |
994 | assign spu_l15_bank[5] = ~spu_l15_io & spu_eff_addr_8 & ~spu_eff_addr_7 & spu_l15_addr8_6[6]; | |
995 | assign spu_l15_bank[6] = ~spu_l15_io & spu_eff_addr_8 & spu_eff_addr_7 & ~spu_l15_addr8_6[6]; | |
996 | assign spu_l15_bank[7] = ~spu_l15_io & spu_eff_addr_8 & spu_eff_addr_7 & spu_l15_addr8_6[6]; | |
997 | assign spu_l15_bank[8] = spu_l15_io; | |
998 | ||
999 | assign v0_spu_req_in[8:0] = ({9{ipc_v0_spu_new & spu_l15_valid}} & spu_l15_bank[8:0]) | | |
1000 | ({9{ipc_v0_spu_shft}} & v1_spu_req[8:0]) | | |
1001 | ({9{ipc_v0_spu_hold}} & v0_spu_req[8:0]); | |
1002 | ||
1003 | assign v1_spu_req_in[8:0] = ({9{ipc_v1_spu_new & spu_l15_valid}} & spu_l15_bank[8:0]) | | |
1004 | ({9{ipc_v1_spu_hold}} & v1_spu_req[8:0]); | |
1005 | ||
1006 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_spu_req_v0 | |
1007 | ( | |
1008 | .scan_in(dff_spu_req_v0_scanin), | |
1009 | .scan_out(dff_spu_req_v0_scanout), | |
1010 | .l1clk(l1clk), | |
1011 | .din (v0_spu_req_in[8:0]), | |
1012 | .dout (v0_spu_req[8:0]), | |
1013 | .siclk(siclk), | |
1014 | .soclk(soclk) | |
1015 | ); | |
1016 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_spu_req_v1 | |
1017 | ( | |
1018 | .scan_in(dff_spu_req_v1_scanin), | |
1019 | .scan_out(dff_spu_req_v1_scanout), | |
1020 | .l1clk(l1clk), | |
1021 | .din (v1_spu_req_in[8:0]), | |
1022 | .dout (v1_spu_req[8:0]), | |
1023 | .siclk(siclk), | |
1024 | .soclk(soclk) | |
1025 | ); | |
1026 | ||
1027 | ||
1028 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_spu_v0 | |
1029 | ( | |
1030 | .scan_in(dff_spu_v0_scanin), | |
1031 | .scan_out(dff_spu_v0_scanout), | |
1032 | .l1clk(l1clk), | |
1033 | .din (v0_spu_in), | |
1034 | .dout (v0_spu), | |
1035 | .siclk(siclk), | |
1036 | .soclk(soclk) | |
1037 | ); | |
1038 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_spu_v1 | |
1039 | ( | |
1040 | .scan_in(dff_spu_v1_scanin), | |
1041 | .scan_out(dff_spu_v1_scanout), | |
1042 | .l1clk(l1clk), | |
1043 | .din (v1_spu_in), | |
1044 | .dout (v1_spu), | |
1045 | .siclk(siclk), | |
1046 | .soclk(soclk) | |
1047 | ); | |
1048 | ||
1049 | ||
1050 | //////////////////////////////////////////////////////// | |
1051 | //////////////////////////////////////////////////////// | |
1052 | // generate selects for mux feeding input flop | |
1053 | // 3 favor bits | |
1054 | // f_im selects between ifu and mmu | |
1055 | // f_ls selects between lsu and spu | |
1056 | // f_i selects between ifu/mmu and lsu/spu | |
1057 | ||
1058 | assign f_im_in = (((f_im & ~sel_ifu_l1) | sel_mmu_l1) | force_ifu) & ~force_mmu; | |
1059 | assign f_ls_in = (((f_ls & ~sel_lsu_l1) | sel_spu_l1) | force_lsu) & ~force_spu; | |
1060 | assign f_i_in = (((f_i & ~sel_ifu_mmu_l1) | sel_lsu_spu_l1) | force_ifu_mmu) & ~force_lsu_spu; | |
1061 | ||
1062 | //If a request from a unit A gets dropped, and no other unit has a valid request, | |
1063 | //(including unit A), then the dropped req will not be tried for 1 clk. i.e there | |
1064 | // will be a one cycle hole because the unit_v will not be set. | |
1065 | ||
1066 | assign ifu_v = v0_ifu_in | ipc_dropreg_valid[0]; | |
1067 | assign mmu_v = v0_mmu_in | ipc_dropreg_valid[1]; | |
1068 | assign lsu_v = v0_lsu_in | ipc_dropreg_valid[2]; | |
1069 | assign spu_v = v0_spu_in | ipc_dropreg_valid[3]; | |
1070 | ||
1071 | assign ipc_sel_ifu = (ifu_v&!mmu_v&!lsu_v&!spu_v&!lock_acc) | | |
1072 | (f_im_in&ifu_v&!lsu_v&!spu_v&!lock_acc) | | |
1073 | (f_i_in&ifu_v&!mmu_v&!lock_acc) | | |
1074 | (f_i_in&f_im_in&ifu_v&!lock_acc); | |
1075 | ||
1076 | assign ipc_sel_mmu = (!ifu_v&mmu_v&!lsu_v&!spu_v&!lock_acc) | | |
1077 | (!f_im_in&mmu_v&!lsu_v&!spu_v&!lock_acc) | | |
1078 | (f_i_in&!ifu_v&mmu_v&!lock_acc) | | |
1079 | (f_i_in&!f_im_in&mmu_v&!lock_acc); | |
1080 | ||
1081 | assign ipc_sel_lsu = (!ifu_v&!mmu_v&lsu_v&!spu_v) | | |
1082 | (f_ls_in&!ifu_v&!mmu_v&lsu_v) | | |
1083 | (!f_i_in&lsu_v&!spu_v) | | |
1084 | (!f_i_in&f_ls_in&lsu_v) | (lsu_v&lock_acc); | |
1085 | ||
1086 | assign ipc_sel_spu = (!ifu_v&!mmu_v&!lsu_v&spu_v&!lock_acc) | | |
1087 | (!f_ls_in&!ifu_v&!mmu_v&spu_v&!lock_acc) | | |
1088 | (!f_i_in&!lsu_v&spu_v&!lock_acc) | | |
1089 | (!f_i_in&!f_ls_in&spu_v&!lock_acc); | |
1090 | ||
1091 | // 0in bits_on -var {ipc_sel_ifu,ipc_sel_mmu,ipc_sel_lsu,ipc_sel_spu} -max 1 | |
1092 | ||
1093 | assign ipc_sel_ifu_mmu = ipc_sel_ifu | ipc_sel_mmu; | |
1094 | assign ipc_sel_lsu_spu = ipc_sel_lsu | ipc_sel_spu; | |
1095 | ||
1096 | // set lock access when lsu selected and lock bit is set. | |
1097 | // it remains set until the next time lsu is selected with lock bit not set. | |
1098 | assign lock_acc_in = ((ipc_sel_lsu & v0_lsu_lock_in) | (lock_acc)) & ~(ipc_sel_lsu & ~v0_lsu_lock_in); | |
1099 | assign unit_sel_li[3:0] = {ipc_sel_spu,ipc_sel_lsu,ipc_sel_mmu,ipc_sel_ifu}; | |
1100 | ||
1101 | ||
1102 | // pcxbuf is empty if pqm_empty and no request in flight | |
1103 | assign pcxbuf_empty[8:0] = pqm_empty[8:0] & ~op_req_l1[8:0]; | |
1104 | ||
1105 | // kill the lsu request if it is atomic and the buffers are not empty in pcx | |
1106 | assign kill_lsu_atm_req[8:0] = ({9{v0_lsu_lock_in}} & v0_lsu_req_in[8:0] & ~pcxbuf_empty[8:0]); | |
1107 | assign kill_lsu_req = |(kill_lsu_atm_req[8:0]); | |
1108 | ||
1109 | ||
1110 | assign atm_req_li[8:0] = ({9{ipc_sel_lsu & v0_lsu_lock_in & ~(ipc_dropreg_valid[2] & ~ipc_unit_sel_l1[2])}} & v0_lsu_req_in[8:0] & pcxbuf_empty[8:0]); | |
1111 | ||
1112 | // 0in bits_on -var {sel_nrepeat_drop_li, sel_nrepeat_ndrop_li, (sel_repeat_li & req_dropped), (sel_repeat_li & ~req_dropped)} -max 1 | |
1113 | ||
1114 | assign sel_repeat_li = unit_sel_li[0] & ipc_unit_sel_l1[0] | | |
1115 | unit_sel_li[1] & ipc_unit_sel_l1[1] | | |
1116 | unit_sel_li[2] & ipc_unit_sel_l1[2] | | |
1117 | unit_sel_li[3] & ipc_unit_sel_l1[3]; | |
1118 | ||
1119 | //assign sel_repeat_drop_li = sel_repeat_li & req_dropped; | |
1120 | //assign sel_repeat_ndrop_li = sel_repeat_li & ~req_dropped; | |
1121 | ||
1122 | ||
1123 | assign sel_nrepeat_drop_li = unit_sel_li[0] & ~ipc_unit_sel_l1[0] & ipc_dropreg_valid[0] | | |
1124 | unit_sel_li[1] & ~ipc_unit_sel_l1[1] & ipc_dropreg_valid[1] | | |
1125 | unit_sel_li[2] & ~ipc_unit_sel_l1[2] & ipc_dropreg_valid[2] | | |
1126 | unit_sel_li[3] & ~ipc_unit_sel_l1[3] & ipc_dropreg_valid[3]; | |
1127 | ||
1128 | assign sel_nrepeat_ndrop_li = unit_sel_li[0] & ~ipc_unit_sel_l1[0] & ~ipc_dropreg_valid[0] | | |
1129 | unit_sel_li[1] & ~ipc_unit_sel_l1[1] & ~ipc_dropreg_valid[1] | | |
1130 | unit_sel_li[2] & ~ipc_unit_sel_l1[2] & ~ipc_dropreg_valid[2] | | |
1131 | unit_sel_li[3] & ~ipc_unit_sel_l1[3] & ~ipc_dropreg_valid[3]; | |
1132 | ||
1133 | assign sel_nrepeat_drop_unused = sel_nrepeat_drop_li; | |
1134 | assign sel_nrepeat_ndrop_unused = sel_nrepeat_ndrop_li; | |
1135 | ||
1136 | ||
1137 | // fold the select into the request so that the mux is simplified | |
1138 | ||
1139 | assign req_nrepeat_drop_li[8:0] = ({9{unit_sel_li[0] & ~ipc_unit_sel_l1[0] & ipc_dropreg_valid[0]}} & dropreg0[8:0]) | | |
1140 | ({9{unit_sel_li[1] & ~ipc_unit_sel_l1[1] & ipc_dropreg_valid[1]}} & dropreg1[8:0]) | | |
1141 | ({9{unit_sel_li[2] & ~ipc_unit_sel_l1[2] & ipc_dropreg_valid[2]}} & dropreg2[8:0]) | | |
1142 | ({9{unit_sel_li[3] & ~ipc_unit_sel_l1[3] & ipc_dropreg_valid[3]}} & dropreg3[8:0]); | |
1143 | ||
1144 | assign req_nrepeat_ndrop_li[8:0] = ({9{unit_sel_li[0] & ~ipc_unit_sel_l1[0] & ~ipc_dropreg_valid[0]}} & v0_ifu_req_in[8:0]) | | |
1145 | ({9{unit_sel_li[1] & ~ipc_unit_sel_l1[1] & ~ipc_dropreg_valid[1]}} & v0_mmu_req_in[8:0]) | | |
1146 | ({9{unit_sel_li[2] & ~ipc_unit_sel_l1[2] & ~ipc_dropreg_valid[2]}} & v0_lsu_req_in[8:0] & ~kill_lsu_atm_req[8:0] & ~atm_pq[8:0]) | | |
1147 | ({9{unit_sel_li[3] & ~ipc_unit_sel_l1[3] & ~ipc_dropreg_valid[3]}} & v0_spu_req_in[8:0]); | |
1148 | ||
1149 | ||
1150 | // this still needs to be qualified by req_dropped in next cycle | |
1151 | assign req_repeat_drop_li[8:0] = ({9{sel_repeat_li}} & op_req_l1[8:0]); | |
1152 | ||
1153 | // this still needs to be qualified by req_dropped in next cycle | |
1154 | assign req_repeat_ndrop_li[8:0] = ({9{unit_sel_li[0] & ipc_unit_sel_l1[0]}} & v0_ifu_req_in[8:0]) | | |
1155 | ({9{unit_sel_li[1] & ipc_unit_sel_l1[1]}} & v0_mmu_req_in[8:0]) | | |
1156 | ({9{unit_sel_li[2] & ipc_unit_sel_l1[2]}} & v0_lsu_req_in[8:0] & ~kill_lsu_atm_req[8:0] & ~atm_pq[8:0]) | | |
1157 | ({9{unit_sel_li[3] & ipc_unit_sel_l1[3]}} & v0_spu_req_in[8:0]); | |
1158 | ||
1159 | ||
1160 | // optimize generation of grant | |
1161 | // l15_ifu_grant = sel_ifu_l1 & v0_ifu & ~ipc_dropreg_valid[0] | |
1162 | // l15_lsu_grant = sel_lsu_l1 & v0_lsu & ~ipc_dropreg_valid[2] & ~kill_lsu_req_l1; | |
1163 | ||
1164 | assign ifu_grant_li = ipc_sel_ifu & v0_ifu_in & ~(ipc_dropreg_valid[0] & ~ipc_unit_sel_l1[0]); | |
1165 | assign mmu_grant_li = ipc_sel_mmu & v0_mmu_in & ~(ipc_dropreg_valid[1] & ~ipc_unit_sel_l1[1]); | |
1166 | assign lsu_grant_li = ipc_sel_lsu & v0_lsu_in & ~kill_lsu_req & ~(ipc_dropreg_valid[2] & ~ipc_unit_sel_l1[2]); | |
1167 | assign spu_grant_li = ipc_sel_spu & v0_spu_in & ~(ipc_dropreg_valid[3] & ~ipc_unit_sel_l1[3]); | |
1168 | ||
1169 | ||
1170 | gkt_ipc_ctl_msff_ctl_macro__width_1 lock_reg | |
1171 | ( | |
1172 | .scan_in(lock_reg_scanin), | |
1173 | .scan_out(lock_reg_scanout), | |
1174 | .l1clk (l1clk), | |
1175 | .din (lock_acc_in), | |
1176 | .dout (lock_acc), | |
1177 | .siclk(siclk), | |
1178 | .soclk(soclk) | |
1179 | ); | |
1180 | ||
1181 | gkt_ipc_ctl_msff_ctl_macro__width_1 favori_reg | |
1182 | ( | |
1183 | .scan_in(favori_reg_scanin), | |
1184 | .scan_out(favori_reg_scanout), | |
1185 | .l1clk (l1clk), | |
1186 | .din (f_i_in), | |
1187 | .dout (f_i), | |
1188 | .siclk(siclk), | |
1189 | .soclk(soclk) | |
1190 | ); | |
1191 | ||
1192 | gkt_ipc_ctl_msff_ctl_macro__width_1 favorim_reg | |
1193 | ( | |
1194 | .scan_in(favorim_reg_scanin), | |
1195 | .scan_out(favorim_reg_scanout), | |
1196 | .l1clk (l1clk), | |
1197 | .din (f_im_in), | |
1198 | .dout (f_im), | |
1199 | .siclk(siclk), | |
1200 | .soclk(soclk) | |
1201 | ); | |
1202 | ||
1203 | gkt_ipc_ctl_msff_ctl_macro__width_1 favorls_reg | |
1204 | ( | |
1205 | .scan_in(favorls_reg_scanin), | |
1206 | .scan_out(favorls_reg_scanout), | |
1207 | .l1clk (l1clk), | |
1208 | .din (f_ls_in), | |
1209 | .dout (f_ls), | |
1210 | .siclk(siclk), | |
1211 | .soclk(soclk) | |
1212 | ); | |
1213 | ||
1214 | gkt_ipc_ctl_msff_ctl_macro__width_6 sel_reg | |
1215 | ( | |
1216 | .scan_in(sel_reg_scanin), | |
1217 | .scan_out(sel_reg_scanout), | |
1218 | .l1clk (l1clk), | |
1219 | .din ({ipc_sel_ifu,ipc_sel_mmu,ipc_sel_lsu,ipc_sel_spu,ipc_sel_ifu_mmu, ipc_sel_lsu_spu}), | |
1220 | .dout ({sel_ifu_l1,sel_mmu_l1,sel_lsu_l1,sel_spu_l1,sel_ifu_mmu_l1,sel_lsu_spu_l1}), | |
1221 | .siclk(siclk), | |
1222 | .soclk(soclk) | |
1223 | ); | |
1224 | ||
1225 | gkt_ipc_ctl_msff_ctl_macro__width_4 grant_reg | |
1226 | ( | |
1227 | .scan_in(grant_reg_scanin), | |
1228 | .scan_out(grant_reg_scanout), | |
1229 | .l1clk (l1clk), | |
1230 | .din ({ifu_grant_li,mmu_grant_li,lsu_grant_li,spu_grant_li}), | |
1231 | .dout ({ifu_grant_l1,mmu_grant_l1,lsu_grant_l1,spu_grant_l1}), | |
1232 | .siclk(siclk), | |
1233 | .soclk(soclk) | |
1234 | ); | |
1235 | ||
1236 | gkt_ipc_ctl_msff_ctl_macro__width_9 l1_atm_req_reg | |
1237 | ( | |
1238 | .scan_in(l1_atm_req_reg_scanin), | |
1239 | .scan_out(l1_atm_req_reg_scanout), | |
1240 | .l1clk (l1clk), | |
1241 | .din (atm_req_li[8:0]), | |
1242 | .dout (ipc_atm_l1[8:0]), | |
1243 | .siclk(siclk), | |
1244 | .soclk(soclk) | |
1245 | ); | |
1246 | ||
1247 | ||
1248 | gkt_ipc_ctl_msff_ctl_macro__width_9 req_nrepeat_drop_reg | |
1249 | ( | |
1250 | .scan_in(req_nrepeat_drop_reg_scanin), | |
1251 | .scan_out(req_nrepeat_drop_reg_scanout), | |
1252 | .l1clk (l1clk), | |
1253 | .din (req_nrepeat_drop_li[8:0]), | |
1254 | .dout (req_nrepeat_drop_l1[8:0]), | |
1255 | .siclk(siclk), | |
1256 | .soclk(soclk) | |
1257 | ); | |
1258 | ||
1259 | gkt_ipc_ctl_msff_ctl_macro__width_9 req_nrepeat_ndrop_reg | |
1260 | ( | |
1261 | .scan_in(req_nrepeat_ndrop_reg_scanin), | |
1262 | .scan_out(req_nrepeat_ndrop_reg_scanout), | |
1263 | .l1clk (l1clk), | |
1264 | .din (req_nrepeat_ndrop_li[8:0]), | |
1265 | .dout (req_nrepeat_ndrop_l1[8:0]), | |
1266 | .siclk(siclk), | |
1267 | .soclk(soclk) | |
1268 | ); | |
1269 | ||
1270 | gkt_ipc_ctl_msff_ctl_macro__width_9 req_repeat_drop_reg | |
1271 | ( | |
1272 | .scan_in(req_repeat_drop_reg_scanin), | |
1273 | .scan_out(req_repeat_drop_reg_scanout), | |
1274 | .l1clk (l1clk), | |
1275 | .din (req_repeat_drop_li[8:0]), | |
1276 | .dout (ipc_req_repeat_drop_l1[8:0]), | |
1277 | .siclk(siclk), | |
1278 | .soclk(soclk) | |
1279 | ); | |
1280 | ||
1281 | gkt_ipc_ctl_msff_ctl_macro__width_9 req_repeat_ndrop_reg | |
1282 | ( | |
1283 | .scan_in(req_repeat_ndrop_reg_scanin), | |
1284 | .scan_out(req_repeat_ndrop_reg_scanout), | |
1285 | .l1clk (l1clk), | |
1286 | .din (req_repeat_ndrop_li[8:0]), | |
1287 | .dout (ipc_req_repeat_ndrop_l1[8:0]), | |
1288 | .siclk(siclk), | |
1289 | .soclk(soclk) | |
1290 | ); | |
1291 | ||
1292 | ||
1293 | assign l15_ifu_grant = ifu_grant_l1 & ifu_ndropped_pa; | |
1294 | assign l15_mmu_grant = mmu_grant_l1 & mmu_ndropped_pa; | |
1295 | assign l15_lsu_grant = lsu_grant_l1 & lsu_ndropped_pa; | |
1296 | assign l15_spu_grant = spu_grant_l1 & spu_ndropped_pa; | |
1297 | ||
1298 | ||
1299 | assign ifu_shift = l15_ifu_grant; | |
1300 | assign mmu_shift = l15_mmu_grant; | |
1301 | assign lsu_shift = l15_lsu_grant; | |
1302 | assign spu_shift = l15_spu_grant; | |
1303 | ||
1304 | // do not use sel_lsu_l1 &~kill_lsu_req_l1 over here. If there are any lsu requests | |
1305 | // in the drop registers we want them to empty out. | |
1306 | ||
1307 | assign ipc_unit_sel_l1[3:0] = {sel_spu_l1,sel_lsu_l1,sel_mmu_l1,sel_ifu_l1}; | |
1308 | ||
1309 | ||
1310 | ||
1311 | ///////////////////////////////////////////////////////////////////////// | |
1312 | // PQ cycle | |
1313 | //////////////////////////////////////////////////////////////////////// | |
1314 | ||
1315 | //////////////////////////////////////////////////////////////////////////////// | |
1316 | // requests are sent speculatively to PCX. They can get dropped by PCX if it does | |
1317 | // not have room. | |
1318 | assign req_dropped = (|(pqm_req_drop[8:0])); | |
1319 | assign req_dropped_ = ~(|(pqm_req_drop[8:0])); | |
1320 | ||
1321 | ||
1322 | ||
1323 | // atomic request should never be dropped. They are sent only when there is room for | |
1324 | // two entries. | |
1325 | // 0in bits_on -var {req_dropped, (|atm_pq[8:0])} -max 1 | |
1326 | ||
1327 | // dropped requests are saved off in drop registers. | |
1328 | // They are cleared when the corresponding unit gets sent out and not dropped. | |
1329 | ||
1330 | assign ipc_dropreg_valid[0] = (req_dropped_lat & ipc_unit_sel_pa[0]) | | |
1331 | (ipc_dropreg_valid_pa[0] & ~(ipc_unit_sel_pa[0] & req_dropped_lat_)); | |
1332 | ||
1333 | assign ipc_dropreg_valid[1] = (req_dropped_lat & ipc_unit_sel_pa[1]) | | |
1334 | (ipc_dropreg_valid_pa[1] & ~(ipc_unit_sel_pa[1] & req_dropped_lat_)); | |
1335 | ||
1336 | assign ipc_dropreg_valid[2] = (req_dropped_lat & ipc_unit_sel_pa[2]) | | |
1337 | (ipc_dropreg_valid_pa[2] & ~(ipc_unit_sel_pa[2] & req_dropped_lat_)); | |
1338 | ||
1339 | assign ipc_dropreg_valid[3] = (req_dropped_lat & ipc_unit_sel_pa[3]) | | |
1340 | (ipc_dropreg_valid_pa[3] & ~(ipc_unit_sel_pa[3] & req_dropped_lat_)); | |
1341 | ||
1342 | ||
1343 | // enables for writing into drop regs | |
1344 | // write into drop regs when they are not valid. If valid then we need to hold their values, until | |
1345 | // the req is sent out and not dropped | |
1346 | ||
1347 | assign ipc_dropreg_wen[3:0] = ~ipc_dropreg_valid[3:0]; | |
1348 | ||
1349 | assign dropreg0_in[8:0] = ({9{ipc_unit_sel_l1[0]}} & op_req_l1[8:0]) | | |
1350 | ({9{~ipc_unit_sel_l1[0]}} & dropreg0[8:0]); | |
1351 | ||
1352 | assign dropreg1_in[8:0] = ({9{ipc_unit_sel_l1[1]}} & op_req_l1[8:0]) | | |
1353 | ({9{~ipc_unit_sel_l1[1]}} & dropreg1[8:0]); | |
1354 | ||
1355 | assign dropreg2_in[8:0] = ({9{ipc_unit_sel_l1[2]}} & op_req_l1[8:0]) | | |
1356 | ({9{~ipc_unit_sel_l1[2]}} & dropreg2[8:0]); | |
1357 | ||
1358 | assign dropreg3_in[8:0] = ({9{ipc_unit_sel_l1[3]}} & op_req_l1[8:0]) | | |
1359 | ({9{~ipc_unit_sel_l1[3]}} & dropreg3[8:0]); | |
1360 | ||
1361 | // generate the request to PCX. This get latched in PCX before being used. | |
1362 | ||
1363 | ||
1364 | //assign op_req_l1[8:0] = ({9{sel_repeat_drop_l1}} & req_pa[8:0]) | | |
1365 | // ({9{sel_repeat_ndrop_l1}} & req_l1[8:0]) | | |
1366 | // ({9{sel_nrepeat_drop_l1}} & req_nrepeat_drop_l1[8:0]) | | |
1367 | // ({9{sel_nrepeat_ndrop_l1}} & req_nrepeat_ndrop_l1[8:0]); | |
1368 | ||
1369 | assign op_req_l1[8:0] = ({9{req_dropped_lat}} & ipc_req_repeat_drop_l1[8:0]) | | |
1370 | ({9{req_dropped_lat_}} & ipc_req_repeat_ndrop_l1[8:0]) | | |
1371 | (req_nrepeat_drop_l1[8:0]) | | |
1372 | (req_nrepeat_ndrop_l1[8:0]); | |
1373 | ||
1374 | // for timing reasons, generate an early version of op_req_l1 in li stage, send to dp where it is latched and | |
1375 | // sent to ccx. | |
1376 | assign ipc_op_req_li[8:0] = ({9{req_dropped}} & req_repeat_drop_li[8:0]) | | |
1377 | ({9{req_dropped_}} & req_repeat_ndrop_li[8:0]) | | |
1378 | (req_nrepeat_drop_li[8:0]) | | |
1379 | (req_nrepeat_ndrop_li[8:0]); | |
1380 | ||
1381 | assign atm_pq[8:0] = ipc_atm_l1[8:0] & {9{~(ipc_unit_sel_pa[2] & req_dropped_lat)}}; | |
1382 | ||
1383 | // for timing reasons, generate an early version of atm_pq in li stage, send to dp where it is latched and | |
1384 | // sent to ccx. | |
1385 | ||
1386 | assign ipc_atm_req_li[8:0] = atm_req_li[8:0] & {9{~(ipc_unit_sel_l1[2] & req_dropped)}}; | |
1387 | ||
1388 | ||
1389 | // on an atomic request, the second packet is sent out without req_pq. | |
1390 | // l15_pqm_ctl still needs to know about this request. | |
1391 | assign req_pq[8:0] = op_req_l1[8:0] | atm_pa[8:0]; | |
1392 | ||
1393 | ||
1394 | // enable for sending data out in PA, for power saving | |
1395 | assign ipc_pq_valid = |(req_pq[8:0]); | |
1396 | assign ipc_pq_clken = ipc_pq_valid | ~gkt_pmen; | |
1397 | ||
1398 | ||
1399 | // determine requests being dropped in l1. | |
1400 | ||
1401 | assign ifu_ndropped_l1 = ~(ipc_unit_sel_l1[0] & req_dropped); | |
1402 | assign mmu_ndropped_l1 = ~(ipc_unit_sel_l1[1] & req_dropped); | |
1403 | assign lsu_ndropped_l1 = ~(ipc_unit_sel_l1[2] & req_dropped); | |
1404 | assign spu_ndropped_l1 = ~(ipc_unit_sel_l1[3] & req_dropped); | |
1405 | ||
1406 | ||
1407 | // drive selects to ipd datapath | |
1408 | ||
1409 | assign ipc_sel_ndrop_ifu_l1 = ipc_unit_sel_l1[0] & ~ipc_dropreg_valid[0]; | |
1410 | assign ipc_sel_ndrop_mmu_l1 = ipc_unit_sel_l1[1] & ~ipc_dropreg_valid[1]; | |
1411 | assign ipc_sel_ndrop_lsu_l1 = ipc_unit_sel_l1[2] & ~ipc_dropreg_valid[2]; | |
1412 | assign ipc_sel_ndrop_spu_l1 = ipc_unit_sel_l1[3] & ~ipc_dropreg_valid[3]; | |
1413 | assign ipc_sel_drop_ifu_l1 = ipc_unit_sel_l1[0] & ipc_dropreg_valid[0]; | |
1414 | assign ipc_sel_drop_mmu_l1 = ipc_unit_sel_l1[1] & ipc_dropreg_valid[1]; | |
1415 | assign ipc_sel_drop_lsu_l1 = ipc_unit_sel_l1[2] & ipc_dropreg_valid[2]; | |
1416 | assign ipc_sel_drop_spu_l1 = ipc_unit_sel_l1[3] & ipc_dropreg_valid[3]; | |
1417 | ||
1418 | /////////////////////////////////////////////////////////////////////// | |
1419 | // PA CYCLE | |
1420 | /////////////////////////////////////////////////////////////////////// | |
1421 | // count number of dropped requests for each unit | |
1422 | ||
1423 | // increment the counter on every dropped request, | |
1424 | // clear the counter when the requests succeeds (not dropped), | |
1425 | // hold the counter when not incrementing or not clearing | |
1426 | assign ifu_dropped_pa = (ipc_unit_sel_pa[0] & req_dropped_lat); | |
1427 | assign mmu_dropped_pa = (ipc_unit_sel_pa[1] & req_dropped_lat); | |
1428 | assign lsu_dropped_pa = (ipc_unit_sel_pa[2] & req_dropped_lat); | |
1429 | assign spu_dropped_pa = (ipc_unit_sel_pa[3] & req_dropped_lat); | |
1430 | ||
1431 | assign ifu_success_pa = (ipc_unit_sel_pa[0] & ~req_dropped_lat); | |
1432 | assign mmu_success_pa = (ipc_unit_sel_pa[1] & ~req_dropped_lat); | |
1433 | assign lsu_success_pa = (ipc_unit_sel_pa[2] & ~req_dropped_lat); | |
1434 | assign spu_success_pa = (ipc_unit_sel_pa[3] & ~req_dropped_lat); | |
1435 | ||
1436 | ||
1437 | assign inc_ifu = ifu_dropped_pa & ~max_count_reached; | |
1438 | assign clear_ifu = ifu_success_pa; | |
1439 | assign hold_ifu = ~inc_ifu & ~clear_ifu; | |
1440 | ||
1441 | ||
1442 | assign ifu_drop_cnt[2:0] = ({3{inc_ifu}} & (ifu_drop_cnt_lat[2:0] + 3'b001)) | | |
1443 | ({3{clear_ifu}} & 3'b000) | | |
1444 | ({3{hold_ifu}} & ifu_drop_cnt_lat[2:0]); | |
1445 | ||
1446 | assign inc_mmu = mmu_dropped_pa & ~max_count_reached; | |
1447 | assign clear_mmu = mmu_success_pa; | |
1448 | assign hold_mmu = ~inc_mmu & ~clear_mmu; | |
1449 | ||
1450 | ||
1451 | assign mmu_drop_cnt[2:0] = ({3{inc_mmu}} & (mmu_drop_cnt_lat[2:0] + 3'b001)) | | |
1452 | ({3{clear_mmu}} & 3'b000) | | |
1453 | ({3{hold_mmu}} & mmu_drop_cnt_lat[2:0]); | |
1454 | ||
1455 | assign inc_lsu = lsu_dropped_pa & ~max_count_reached; | |
1456 | assign clear_lsu = lsu_success_pa; | |
1457 | assign hold_lsu = ~inc_lsu & ~clear_lsu; | |
1458 | ||
1459 | ||
1460 | assign lsu_drop_cnt[2:0] = ({3{inc_lsu}} & (lsu_drop_cnt_lat[2:0] + 3'b001)) | | |
1461 | ({3{clear_lsu}} & 3'b000) | | |
1462 | ({3{hold_lsu}} & lsu_drop_cnt_lat[2:0]); | |
1463 | ||
1464 | assign inc_spu = spu_dropped_pa & ~max_count_reached; | |
1465 | assign clear_spu = spu_success_pa; | |
1466 | assign hold_spu = ~inc_spu & ~clear_spu; | |
1467 | ||
1468 | ||
1469 | assign spu_drop_cnt[2:0] = ({3{inc_spu}} & (spu_drop_cnt_lat[2:0] + 3'b001)) | | |
1470 | ({3{clear_spu}} & 3'b000) | | |
1471 | ({3{hold_spu}} & spu_drop_cnt_lat[2:0]); | |
1472 | ||
1473 | ||
1474 | assign max_count_reached_in = (ifu_drop_cnt[2:0] == 3'b111) | | |
1475 | (mmu_drop_cnt[2:0] == 3'b111) | | |
1476 | (lsu_drop_cnt[2:0] == 3'b111) | | |
1477 | (spu_drop_cnt[2:0] == 3'b111); | |
1478 | ||
1479 | ||
1480 | assign force_ifu_in = ifu_drop_cnt[2:0] == 3'b111; | |
1481 | assign force_mmu_in = mmu_drop_cnt[2:0] == 3'b111; | |
1482 | assign force_lsu_in = lsu_drop_cnt[2:0] == 3'b111; | |
1483 | assign force_spu_in = spu_drop_cnt[2:0] == 3'b111; | |
1484 | ||
1485 | assign force_ifu_mmu_in = force_ifu_in | force_mmu_in; | |
1486 | assign force_lsu_spu_in = force_lsu_in | force_spu_in; | |
1487 | ||
1488 | ||
1489 | ||
1490 | gkt_ipc_ctl_msff_ctl_macro__width_13 drop_cnt | |
1491 | ( | |
1492 | .scan_in(drop_cnt_scanin), | |
1493 | .scan_out(drop_cnt_scanout), | |
1494 | .din ({max_count_reached_in, ifu_drop_cnt[2:0],mmu_drop_cnt[2:0],lsu_drop_cnt[2:0],spu_drop_cnt[2:0]}), | |
1495 | .dout ({max_count_reached, ifu_drop_cnt_lat[2:0], mmu_drop_cnt_lat[2:0], lsu_drop_cnt_lat[2:0], spu_drop_cnt_lat[2:0]}), | |
1496 | .l1clk (l1clk), | |
1497 | .siclk(siclk), | |
1498 | .soclk(soclk) | |
1499 | ); | |
1500 | ||
1501 | gkt_ipc_ctl_msff_ctl_macro__width_6 force_req | |
1502 | ( | |
1503 | .scan_in(force_req_scanin), | |
1504 | .scan_out(force_req_scanout), | |
1505 | .din ({force_ifu_in, force_mmu_in, force_lsu_in, force_spu_in, force_ifu_mmu_in, force_lsu_spu_in}), | |
1506 | .dout ({force_ifu, force_mmu, force_lsu, force_spu, force_ifu_mmu, force_lsu_spu}), | |
1507 | .l1clk (l1clk), | |
1508 | .siclk(siclk), | |
1509 | .soclk(soclk) | |
1510 | ); | |
1511 | ||
1512 | // At any time, only one unit can reach max drop count, and so only one unit can be forced. | |
1513 | // 0in bits_on -var {force_ifu, force_mmu, force_lsu, force_spu} -max 1 | |
1514 | ||
1515 | ||
1516 | ||
1517 | ||
1518 | ||
1519 | /////////////////////////////////////////////////////////////////////// | |
1520 | /////////////////////////////////////////////////////////////////////// | |
1521 | // PERFORMANCE MONITOR COUNTER SIGNALS | |
1522 | // {8 - valid; 7:5 - tid; 4:0 - { mmu_pkt, dstore_pkt, ifetch_pkt, dload_pkt, sstore_pkt, sload_pkt} | |
1523 | ///////////////////////////////////////////////////////////////////// | |
1524 | // decode the pcx packet | |
1525 | assign ifetch_pkt = ipd_optype[7]; | |
1526 | assign dload_pkt = ~ipd_optype[7] & ~ipd_optype[6] & ~ipd_optype[5] & ~ipd_optype[4] & ~ipd_optype[3]; | |
1527 | assign dstore_pkt = ~ipd_optype[7] & ~ipd_optype[6] & ~ipd_optype[5] & ~ipd_optype[4] & ipd_optype[3]; | |
1528 | assign sload_pkt = ~ipd_optype[7] & ~ipd_optype[6] & ipd_optype[5] & ~ipd_optype[4] & ~ipd_optype[3]; | |
1529 | assign sstore_pkt = ~ipd_optype[7] & ~ipd_optype[6] & ipd_optype[5] & ~ipd_optype[4] & ipd_optype[3]; | |
1530 | assign mmu_pkt = ipd_optype[6] & ~ipd_optype[3]; | |
1531 | assign ma_pkt = ipd_optype[8]; | |
1532 | ||
1533 | ||
1534 | ||
1535 | // encode the packet type into 3 bits | |
1536 | ||
1537 | assign pcx_pkt[2:0] = ({3{dload_pkt}} & 3'b000) | | |
1538 | ({3{dstore_pkt}} & 3'b001) | | |
1539 | ({3{sload_pkt & ~ma_pkt}} & 3'b010) | | |
1540 | ({3{sstore_pkt & ~ma_pkt}} & 3'b011) | | |
1541 | ({3{mmu_pkt}} & 3'b100) | | |
1542 | ({3{ifetch_pkt}} & 3'b101) | | |
1543 | ({3{sload_pkt & ma_pkt}} & 3'b110) | | |
1544 | ({3{sstore_pkt & ma_pkt}} & 3'b111); | |
1545 | ||
1546 | ||
1547 | ||
1548 | ||
1549 | assign tid_pkt[2:0] = ipd_optype[2:0]; | |
1550 | assign valid_pkt = (|req_pa[8:0]) & ~req_dropped_lat; | |
1551 | assign xbar_optype[6:0] = {valid_pkt, tid_pkt[2:0], pcx_pkt[2:0]}; | |
1552 | ||
1553 | ||
1554 | ||
1555 | ||
1556 | gkt_ipc_ctl_msff_ctl_macro__width_7 dff_xbar_type | |
1557 | ( | |
1558 | .scan_in(dff_xbar_type_scanin), | |
1559 | .scan_out(dff_xbar_type_scanout), | |
1560 | .din (xbar_optype[6:0]), | |
1561 | .dout (l15_pmu_xbar_optype[6:0]), | |
1562 | .l1clk (l1clk), | |
1563 | .siclk(siclk), | |
1564 | .soclk(soclk) | |
1565 | ); | |
1566 | ||
1567 | gkt_ipc_ctl_msff_ctl_macro__width_4 dff_unit_sel_pa_type | |
1568 | ( | |
1569 | .scan_in(dff_unit_sel_pa_type_scanin), | |
1570 | .scan_out(dff_unit_sel_pa_type_scanout), | |
1571 | .din (ipc_unit_sel_l1[3:0]), | |
1572 | .dout (ipc_unit_sel_pa[3:0]), | |
1573 | .l1clk (l1clk), | |
1574 | .siclk(siclk), | |
1575 | .soclk(soclk) | |
1576 | ); | |
1577 | ||
1578 | gkt_ipc_ctl_msff_ctl_macro__width_4 dff_unit_ndrop_pa | |
1579 | ( | |
1580 | .scan_in(dff_unit_ndrop_pa_scanin), | |
1581 | .scan_out(dff_unit_ndrop_pa_scanout), | |
1582 | .din ({ifu_ndropped_l1, mmu_ndropped_l1, lsu_ndropped_l1, spu_ndropped_l1}), | |
1583 | .dout ({ifu_ndropped_pa, mmu_ndropped_pa, lsu_ndropped_pa, spu_ndropped_pa}), | |
1584 | .l1clk (l1clk), | |
1585 | .siclk(siclk), | |
1586 | .soclk(soclk) | |
1587 | ); | |
1588 | ||
1589 | ||
1590 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_req_drop_lat | |
1591 | ( | |
1592 | .scan_in(dff_req_drop_lat_scanin), | |
1593 | .scan_out(dff_req_drop_lat_scanout), | |
1594 | .din (req_dropped), | |
1595 | .dout (req_dropped_lat), | |
1596 | .l1clk (l1clk), | |
1597 | .siclk(siclk), | |
1598 | .soclk(soclk) | |
1599 | ); | |
1600 | ||
1601 | ||
1602 | gkt_ipc_ctl_msff_ctl_macro__width_1 dff_req_drop_latx | |
1603 | ( | |
1604 | .scan_in(dff_req_drop_latx_scanin), | |
1605 | .scan_out(dff_req_drop_latx_scanout), | |
1606 | .din (req_dropped_), | |
1607 | .dout (req_dropped_lat_), | |
1608 | .l1clk (l1clk), | |
1609 | .siclk(siclk), | |
1610 | .soclk(soclk) | |
1611 | ); | |
1612 | ||
1613 | gkt_ipc_ctl_msff_ctl_macro__width_4 dff_dropreg_valid | |
1614 | ( | |
1615 | .scan_in(dff_dropreg_valid_scanin), | |
1616 | .scan_out(dff_dropreg_valid_scanout), | |
1617 | .din (ipc_dropreg_valid[3:0]), | |
1618 | .dout (ipc_dropreg_valid_pa[3:0]), | |
1619 | .l1clk (l1clk), | |
1620 | .siclk(siclk), | |
1621 | .soclk(soclk) | |
1622 | ); | |
1623 | ||
1624 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_dropreg0 | |
1625 | ( | |
1626 | .scan_in(dff_dropreg0_scanin), | |
1627 | .scan_out(dff_dropreg0_scanout), | |
1628 | .din (dropreg0_in[8:0]), | |
1629 | .dout (dropreg0[8:0]), | |
1630 | .l1clk (l1clk), | |
1631 | .siclk(siclk), | |
1632 | .soclk(soclk) | |
1633 | ); | |
1634 | ||
1635 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_dropreg1 | |
1636 | ( | |
1637 | .scan_in(dff_dropreg1_scanin), | |
1638 | .scan_out(dff_dropreg1_scanout), | |
1639 | .din (dropreg1_in[8:0]), | |
1640 | .dout (dropreg1[8:0]), | |
1641 | .l1clk (l1clk), | |
1642 | .siclk(siclk), | |
1643 | .soclk(soclk) | |
1644 | ); | |
1645 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_dropreg2 | |
1646 | ( | |
1647 | .scan_in(dff_dropreg2_scanin), | |
1648 | .scan_out(dff_dropreg2_scanout), | |
1649 | .din (dropreg2_in[8:0]), | |
1650 | .dout (dropreg2[8:0]), | |
1651 | .l1clk (l1clk), | |
1652 | .siclk(siclk), | |
1653 | .soclk(soclk) | |
1654 | ); | |
1655 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_dropreg3 | |
1656 | ( | |
1657 | .scan_in(dff_dropreg3_scanin), | |
1658 | .scan_out(dff_dropreg3_scanout), | |
1659 | .din (dropreg3_in[8:0]), | |
1660 | .dout (dropreg3[8:0]), | |
1661 | .l1clk (l1clk), | |
1662 | .siclk(siclk), | |
1663 | .soclk(soclk) | |
1664 | ); | |
1665 | ||
1666 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_req_pa | |
1667 | ( | |
1668 | .scan_in(dff_req_pa_scanin), | |
1669 | .scan_out(dff_req_pa_scanout), | |
1670 | .din (op_req_l1[8:0]), | |
1671 | .dout (req_pa[8:0]), | |
1672 | .l1clk (l1clk), | |
1673 | .siclk(siclk), | |
1674 | .soclk(soclk) | |
1675 | ); | |
1676 | ||
1677 | gkt_ipc_ctl_msff_ctl_macro__width_9 dff_atm_pa | |
1678 | ( | |
1679 | .scan_in(dff_atm_pa_scanin), | |
1680 | .scan_out(dff_atm_pa_scanout), | |
1681 | .din (atm_pq[8:0]), | |
1682 | .dout (atm_pa[8:0]), | |
1683 | .l1clk (l1clk), | |
1684 | .siclk(siclk), | |
1685 | .soclk(soclk) | |
1686 | ); | |
1687 | ||
1688 | ||
1689 | assign pcx_grant_lb[8:0] = {9{~lbist_run}} & pcx_grant[8:0]; | |
1690 | ||
1691 | ||
1692 | ///* | |
1693 | //gkt_pqm_ctl AUTO_TEMPLATE | |
1694 | // ( | |
1695 | // // Outputs | |
1696 | // .scan_in(AUTO_TEMPLATE_scanin), | |
1697 | // .scan_out(AUTO_TEMPLATE_scanout), | |
1698 | // .pqm_req_drop (pqm_req_drop[@]), | |
1699 | // .pqm_empty (pqm_empty[@]), | |
1700 | // // Inputs | |
1701 | // .spc_pcx_req_pq (req_pq[@]), | |
1702 | // .pcx_grant (pcx_grant_lb[@])); | |
1703 | //*/ | |
1704 | ||
1705 | gkt_pqm_ctl pqm0 (/*AUTOINST*/ | |
1706 | // Outputs | |
1707 | .pqm_req_drop (pqm_req_drop[0]), // Templated | |
1708 | .pqm_empty (pqm_empty[0]), // Templated | |
1709 | // Inputs | |
1710 | .scan_in(pqm0_scanin), | |
1711 | .scan_out(pqm0_scanout), | |
1712 | .l1clk (l1clk), | |
1713 | .spc_pcx_req_pq (req_pq[0]), // Templated | |
1714 | .pcx_grant (pcx_grant_lb[0]), | |
1715 | .spc_aclk(spc_aclk), | |
1716 | .spc_bclk(spc_bclk)); // Templated | |
1717 | ||
1718 | gkt_pqm_ctl pqm1 (/*AUTOINST*/ | |
1719 | // Outputs | |
1720 | .pqm_req_drop (pqm_req_drop[1]), // Templated | |
1721 | .pqm_empty (pqm_empty[1]), // Templated | |
1722 | // Inputs | |
1723 | .scan_in(pqm1_scanin), | |
1724 | .scan_out(pqm1_scanout), | |
1725 | .l1clk (l1clk), | |
1726 | .spc_pcx_req_pq (req_pq[1]), // Templated | |
1727 | .pcx_grant (pcx_grant_lb[1]), | |
1728 | .spc_aclk(spc_aclk), | |
1729 | .spc_bclk(spc_bclk)); // Templated | |
1730 | ||
1731 | gkt_pqm_ctl pqm2 (/*AUTOINST*/ | |
1732 | // Outputs | |
1733 | .pqm_req_drop (pqm_req_drop[2]), // Templated | |
1734 | .pqm_empty (pqm_empty[2]), // Templated | |
1735 | // Inputs | |
1736 | .scan_in(pqm2_scanin), | |
1737 | .scan_out(pqm2_scanout), | |
1738 | .l1clk (l1clk), | |
1739 | .spc_pcx_req_pq (req_pq[2]), // Templated | |
1740 | .pcx_grant (pcx_grant_lb[2]), | |
1741 | .spc_aclk(spc_aclk), | |
1742 | .spc_bclk(spc_bclk)); // Templated | |
1743 | ||
1744 | gkt_pqm_ctl pqm3 (/*AUTOINST*/ | |
1745 | // Outputs | |
1746 | .pqm_req_drop (pqm_req_drop[3]), // Templated | |
1747 | .pqm_empty (pqm_empty[3]), // Templated | |
1748 | // Inputs | |
1749 | .scan_in(pqm3_scanin), | |
1750 | .scan_out(pqm3_scanout), | |
1751 | .l1clk (l1clk), | |
1752 | .spc_pcx_req_pq (req_pq[3]), // Templated | |
1753 | .pcx_grant (pcx_grant_lb[3]), | |
1754 | .spc_aclk(spc_aclk), | |
1755 | .spc_bclk(spc_bclk)); // Templated | |
1756 | ||
1757 | gkt_pqm_ctl pqm4 (/*AUTOINST*/ | |
1758 | // Outputs | |
1759 | .pqm_req_drop (pqm_req_drop[4]), // Templated | |
1760 | .pqm_empty (pqm_empty[4]), // Templated | |
1761 | // Inputs | |
1762 | .scan_in(pqm4_scanin), | |
1763 | .scan_out(pqm4_scanout), | |
1764 | .l1clk (l1clk), | |
1765 | .spc_pcx_req_pq (req_pq[4]), // Templated | |
1766 | .pcx_grant (pcx_grant_lb[4]), | |
1767 | .spc_aclk(spc_aclk), | |
1768 | .spc_bclk(spc_bclk)); // Templated | |
1769 | ||
1770 | gkt_pqm_ctl pqm5 (/*AUTOINST*/ | |
1771 | // Outputs | |
1772 | .pqm_req_drop (pqm_req_drop[5]), // Templated | |
1773 | .pqm_empty (pqm_empty[5]), // Templated | |
1774 | // Inputs | |
1775 | .scan_in(pqm5_scanin), | |
1776 | .scan_out(pqm5_scanout), | |
1777 | .l1clk (l1clk), | |
1778 | .spc_pcx_req_pq (req_pq[5]), // Templated | |
1779 | .pcx_grant (pcx_grant_lb[5]), | |
1780 | .spc_aclk(spc_aclk), | |
1781 | .spc_bclk(spc_bclk)); // Templated | |
1782 | ||
1783 | gkt_pqm_ctl pqm6 (/*AUTOINST*/ | |
1784 | // Outputs | |
1785 | .pqm_req_drop (pqm_req_drop[6]), // Templated | |
1786 | .pqm_empty (pqm_empty[6]), // Templated | |
1787 | // Inputs | |
1788 | .scan_in(pqm6_scanin), | |
1789 | .scan_out(pqm6_scanout), | |
1790 | .l1clk (l1clk), | |
1791 | .spc_pcx_req_pq (req_pq[6]), // Templated | |
1792 | .pcx_grant (pcx_grant_lb[6]), | |
1793 | .spc_aclk(spc_aclk), | |
1794 | .spc_bclk(spc_bclk)); // Templated | |
1795 | ||
1796 | gkt_pqm_ctl pqm7 (/*AUTOINST*/ | |
1797 | // Outputs | |
1798 | .pqm_req_drop (pqm_req_drop[7]), // Templated | |
1799 | .pqm_empty (pqm_empty[7]), // Templated | |
1800 | // Inputs | |
1801 | .scan_in(pqm7_scanin), | |
1802 | .scan_out(pqm7_scanout), | |
1803 | .l1clk (l1clk), | |
1804 | .spc_pcx_req_pq (req_pq[7]), // Templated | |
1805 | .pcx_grant (pcx_grant_lb[7]), | |
1806 | .spc_aclk(spc_aclk), | |
1807 | .spc_bclk(spc_bclk)); // Templated | |
1808 | ||
1809 | gkt_pqm_ctl pqm8 (/*AUTOINST*/ | |
1810 | // Outputs | |
1811 | .pqm_req_drop (pqm_req_drop[8]), // Templated | |
1812 | .pqm_empty (pqm_empty[8]), // Templated | |
1813 | // Inputs | |
1814 | .scan_in(pqm8_scanin), | |
1815 | .scan_out(pqm8_scanout), | |
1816 | .l1clk (l1clk), | |
1817 | .spc_pcx_req_pq (req_pq[8]), // Templated | |
1818 | .pcx_grant (pcx_grant_lb[8]), | |
1819 | .spc_aclk(spc_aclk), | |
1820 | .spc_bclk(spc_bclk)); // Templated | |
1821 | ||
1822 | ||
1823 | //////////////////////////////////////////////////////// | |
1824 | // SPARE CELLS | |
1825 | //////////////////////////////////////////////////////// | |
1826 | gkt_ipc_ctl_spare_ctl_macro__num_5 spares ( | |
1827 | .scan_in(spares_scanin), | |
1828 | .scan_out(spares_scanout), | |
1829 | .l1clk (l1clk), | |
1830 | .siclk(siclk), | |
1831 | .soclk(soclk) | |
1832 | ); | |
1833 | //////////////////////////////////////////////////////// | |
1834 | ||
1835 | // fixscan start: | |
1836 | assign pmen_reg_scanin = scan_in ; | |
1837 | assign dff_ncu_pb_scanin = pmen_reg_scanout ; | |
1838 | assign dff_pb_sel_scanin = dff_ncu_pb_scanout ; | |
1839 | assign dff_ifu_req_v0_scanin = dff_pb_sel_scanout ; | |
1840 | assign dff_ifu_req_v1_scanin = dff_ifu_req_v0_scanout ; | |
1841 | assign dff_ifu_v0_scanin = dff_ifu_req_v1_scanout ; | |
1842 | assign dff_ifu_v1_scanin = dff_ifu_v0_scanout ; | |
1843 | assign dff_mmu_req_v0_scanin = dff_ifu_v1_scanout ; | |
1844 | assign dff_mmu_req_v1_scanin = dff_mmu_req_v0_scanout ; | |
1845 | assign dff_mmu_v0_scanin = dff_mmu_req_v1_scanout ; | |
1846 | assign dff_mmu_v1_scanin = dff_mmu_v0_scanout ; | |
1847 | assign dff_lsu_req_v0_scanin = dff_mmu_v1_scanout ; | |
1848 | assign dff_lsu_req_v1_scanin = dff_lsu_req_v0_scanout ; | |
1849 | assign dff_lsu_v0_scanin = dff_lsu_req_v1_scanout ; | |
1850 | assign dff_lsu_v1_scanin = dff_lsu_v0_scanout ; | |
1851 | assign dff_lsu_lock_v0_scanin = dff_lsu_v1_scanout ; | |
1852 | assign dff_lsu_lock_v1_scanin = dff_lsu_lock_v0_scanout ; | |
1853 | assign dff_spu_req_v0_scanin = dff_lsu_lock_v1_scanout ; | |
1854 | assign dff_spu_req_v1_scanin = dff_spu_req_v0_scanout ; | |
1855 | assign dff_spu_v0_scanin = dff_spu_req_v1_scanout ; | |
1856 | assign dff_spu_v1_scanin = dff_spu_v0_scanout ; | |
1857 | assign lock_reg_scanin = dff_spu_v1_scanout ; | |
1858 | assign favori_reg_scanin = lock_reg_scanout ; | |
1859 | assign favorim_reg_scanin = favori_reg_scanout ; | |
1860 | assign favorls_reg_scanin = favorim_reg_scanout ; | |
1861 | assign sel_reg_scanin = favorls_reg_scanout ; | |
1862 | assign grant_reg_scanin = sel_reg_scanout ; | |
1863 | assign l1_atm_req_reg_scanin = grant_reg_scanout ; | |
1864 | assign req_nrepeat_drop_reg_scanin = l1_atm_req_reg_scanout ; | |
1865 | assign req_nrepeat_ndrop_reg_scanin = req_nrepeat_drop_reg_scanout; | |
1866 | assign req_repeat_drop_reg_scanin = req_nrepeat_ndrop_reg_scanout; | |
1867 | assign req_repeat_ndrop_reg_scanin = req_repeat_drop_reg_scanout; | |
1868 | assign drop_cnt_scanin = req_repeat_ndrop_reg_scanout; | |
1869 | assign force_req_scanin = drop_cnt_scanout; | |
1870 | assign dff_xbar_type_scanin = force_req_scanout; | |
1871 | assign dff_unit_sel_pa_type_scanin = dff_xbar_type_scanout ; | |
1872 | assign dff_unit_ndrop_pa_scanin = dff_unit_sel_pa_type_scanout; | |
1873 | assign dff_req_drop_lat_scanin = dff_unit_ndrop_pa_scanout; | |
1874 | assign dff_req_drop_latx_scanin = dff_req_drop_lat_scanout ; | |
1875 | assign dff_dropreg_valid_scanin = dff_req_drop_latx_scanout; | |
1876 | assign dff_dropreg0_scanin = dff_dropreg_valid_scanout; | |
1877 | assign dff_dropreg1_scanin = dff_dropreg0_scanout ; | |
1878 | assign dff_dropreg2_scanin = dff_dropreg1_scanout ; | |
1879 | assign dff_dropreg3_scanin = dff_dropreg2_scanout ; | |
1880 | assign dff_req_pa_scanin = dff_dropreg3_scanout ; | |
1881 | assign dff_atm_pa_scanin = dff_req_pa_scanout ; | |
1882 | assign pqm0_scanin = dff_atm_pa_scanout ; | |
1883 | assign pqm1_scanin = pqm0_scanout ; | |
1884 | assign pqm2_scanin = pqm1_scanout ; | |
1885 | assign pqm3_scanin = pqm2_scanout ; | |
1886 | assign pqm4_scanin = pqm3_scanout ; | |
1887 | assign pqm5_scanin = pqm4_scanout ; | |
1888 | assign pqm6_scanin = pqm5_scanout ; | |
1889 | assign pqm7_scanin = pqm6_scanout ; | |
1890 | assign pqm8_scanin = pqm7_scanout ; | |
1891 | ||
1892 | assign spares_scanin = pqm8_scanout ; | |
1893 | assign scan_out = spares_scanout ; | |
1894 | ||
1895 | ||
1896 | // fixscan end: | |
1897 | endmodule | |
1898 | ||
1899 | ||
1900 | ||
1901 | ||
1902 | ||
1903 | ||
1904 | ||
1905 | // any PARAMS parms go into naming of macro | |
1906 | ||
1907 | module gkt_ipc_ctl_l1clkhdr_ctl_macro ( | |
1908 | l2clk, | |
1909 | l1en, | |
1910 | pce_ov, | |
1911 | stop, | |
1912 | se, | |
1913 | l1clk); | |
1914 | ||
1915 | ||
1916 | input l2clk; | |
1917 | input l1en; | |
1918 | input pce_ov; | |
1919 | input stop; | |
1920 | input se; | |
1921 | output l1clk; | |
1922 | ||
1923 | ||
1924 | ||
1925 | ||
1926 | ||
1927 | cl_sc1_l1hdr_8x c_0 ( | |
1928 | ||
1929 | ||
1930 | .l2clk(l2clk), | |
1931 | .pce(l1en), | |
1932 | .l1clk(l1clk), | |
1933 | .se(se), | |
1934 | .pce_ov(pce_ov), | |
1935 | .stop(stop) | |
1936 | ); | |
1937 | ||
1938 | ||
1939 | ||
1940 | endmodule | |
1941 | ||
1942 | ||
1943 | ||
1944 | ||
1945 | ||
1946 | ||
1947 | ||
1948 | ||
1949 | ||
1950 | ||
1951 | ||
1952 | ||
1953 | ||
1954 | // any PARAMS parms go into naming of macro | |
1955 | ||
1956 | module gkt_ipc_ctl_msff_ctl_macro__width_1 ( | |
1957 | din, | |
1958 | l1clk, | |
1959 | scan_in, | |
1960 | siclk, | |
1961 | soclk, | |
1962 | dout, | |
1963 | scan_out); | |
1964 | wire [0:0] fdin; | |
1965 | ||
1966 | input [0:0] din; | |
1967 | input l1clk; | |
1968 | input scan_in; | |
1969 | ||
1970 | ||
1971 | input siclk; | |
1972 | input soclk; | |
1973 | ||
1974 | output [0:0] dout; | |
1975 | output scan_out; | |
1976 | assign fdin[0:0] = din[0:0]; | |
1977 | ||
1978 | ||
1979 | ||
1980 | ||
1981 | ||
1982 | ||
1983 | dff #(1) d0_0 ( | |
1984 | .l1clk(l1clk), | |
1985 | .siclk(siclk), | |
1986 | .soclk(soclk), | |
1987 | .d(fdin[0:0]), | |
1988 | .si(scan_in), | |
1989 | .so(scan_out), | |
1990 | .q(dout[0:0]) | |
1991 | ); | |
1992 | ||
1993 | ||
1994 | ||
1995 | ||
1996 | ||
1997 | ||
1998 | ||
1999 | ||
2000 | ||
2001 | ||
2002 | ||
2003 | ||
2004 | endmodule | |
2005 | ||
2006 | ||
2007 | ||
2008 | ||
2009 | ||
2010 | ||
2011 | ||
2012 | ||
2013 | ||
2014 | ||
2015 | ||
2016 | ||
2017 | ||
2018 | // any PARAMS parms go into naming of macro | |
2019 | ||
2020 | module gkt_ipc_ctl_msff_ctl_macro__width_5 ( | |
2021 | din, | |
2022 | l1clk, | |
2023 | scan_in, | |
2024 | siclk, | |
2025 | soclk, | |
2026 | dout, | |
2027 | scan_out); | |
2028 | wire [4:0] fdin; | |
2029 | wire [3:0] so; | |
2030 | ||
2031 | input [4:0] din; | |
2032 | input l1clk; | |
2033 | input scan_in; | |
2034 | ||
2035 | ||
2036 | input siclk; | |
2037 | input soclk; | |
2038 | ||
2039 | output [4:0] dout; | |
2040 | output scan_out; | |
2041 | assign fdin[4:0] = din[4:0]; | |
2042 | ||
2043 | ||
2044 | ||
2045 | ||
2046 | ||
2047 | ||
2048 | dff #(5) d0_0 ( | |
2049 | .l1clk(l1clk), | |
2050 | .siclk(siclk), | |
2051 | .soclk(soclk), | |
2052 | .d(fdin[4:0]), | |
2053 | .si({scan_in,so[3:0]}), | |
2054 | .so({so[3:0],scan_out}), | |
2055 | .q(dout[4:0]) | |
2056 | ); | |
2057 | ||
2058 | ||
2059 | ||
2060 | ||
2061 | ||
2062 | ||
2063 | ||
2064 | ||
2065 | ||
2066 | ||
2067 | ||
2068 | ||
2069 | endmodule | |
2070 | ||
2071 | ||
2072 | ||
2073 | ||
2074 | ||
2075 | ||
2076 | ||
2077 | ||
2078 | ||
2079 | ||
2080 | ||
2081 | ||
2082 | ||
2083 | // any PARAMS parms go into naming of macro | |
2084 | ||
2085 | module gkt_ipc_ctl_msff_ctl_macro__width_6 ( | |
2086 | din, | |
2087 | l1clk, | |
2088 | scan_in, | |
2089 | siclk, | |
2090 | soclk, | |
2091 | dout, | |
2092 | scan_out); | |
2093 | wire [5:0] fdin; | |
2094 | wire [4:0] so; | |
2095 | ||
2096 | input [5:0] din; | |
2097 | input l1clk; | |
2098 | input scan_in; | |
2099 | ||
2100 | ||
2101 | input siclk; | |
2102 | input soclk; | |
2103 | ||
2104 | output [5:0] dout; | |
2105 | output scan_out; | |
2106 | assign fdin[5:0] = din[5:0]; | |
2107 | ||
2108 | ||
2109 | ||
2110 | ||
2111 | ||
2112 | ||
2113 | dff #(6) d0_0 ( | |
2114 | .l1clk(l1clk), | |
2115 | .siclk(siclk), | |
2116 | .soclk(soclk), | |
2117 | .d(fdin[5:0]), | |
2118 | .si({scan_in,so[4:0]}), | |
2119 | .so({so[4:0],scan_out}), | |
2120 | .q(dout[5:0]) | |
2121 | ); | |
2122 | ||
2123 | ||
2124 | ||
2125 | ||
2126 | ||
2127 | ||
2128 | ||
2129 | ||
2130 | ||
2131 | ||
2132 | ||
2133 | ||
2134 | endmodule | |
2135 | ||
2136 | ||
2137 | ||
2138 | ||
2139 | ||
2140 | ||
2141 | ||
2142 | ||
2143 | ||
2144 | ||
2145 | ||
2146 | ||
2147 | ||
2148 | // any PARAMS parms go into naming of macro | |
2149 | ||
2150 | module gkt_ipc_ctl_msff_ctl_macro__width_9 ( | |
2151 | din, | |
2152 | l1clk, | |
2153 | scan_in, | |
2154 | siclk, | |
2155 | soclk, | |
2156 | dout, | |
2157 | scan_out); | |
2158 | wire [8:0] fdin; | |
2159 | wire [7:0] so; | |
2160 | ||
2161 | input [8:0] din; | |
2162 | input l1clk; | |
2163 | input scan_in; | |
2164 | ||
2165 | ||
2166 | input siclk; | |
2167 | input soclk; | |
2168 | ||
2169 | output [8:0] dout; | |
2170 | output scan_out; | |
2171 | assign fdin[8:0] = din[8:0]; | |
2172 | ||
2173 | ||
2174 | ||
2175 | ||
2176 | ||
2177 | ||
2178 | dff #(9) d0_0 ( | |
2179 | .l1clk(l1clk), | |
2180 | .siclk(siclk), | |
2181 | .soclk(soclk), | |
2182 | .d(fdin[8:0]), | |
2183 | .si({scan_in,so[7:0]}), | |
2184 | .so({so[7:0],scan_out}), | |
2185 | .q(dout[8:0]) | |
2186 | ); | |
2187 | ||
2188 | ||
2189 | ||
2190 | ||
2191 | ||
2192 | ||
2193 | ||
2194 | ||
2195 | ||
2196 | ||
2197 | ||
2198 | ||
2199 | endmodule | |
2200 | ||
2201 | ||
2202 | ||
2203 | ||
2204 | ||
2205 | ||
2206 | ||
2207 | ||
2208 | ||
2209 | ||
2210 | ||
2211 | ||
2212 | ||
2213 | // any PARAMS parms go into naming of macro | |
2214 | ||
2215 | module gkt_ipc_ctl_msff_ctl_macro__width_4 ( | |
2216 | din, | |
2217 | l1clk, | |
2218 | scan_in, | |
2219 | siclk, | |
2220 | soclk, | |
2221 | dout, | |
2222 | scan_out); | |
2223 | wire [3:0] fdin; | |
2224 | wire [2:0] so; | |
2225 | ||
2226 | input [3:0] din; | |
2227 | input l1clk; | |
2228 | input scan_in; | |
2229 | ||
2230 | ||
2231 | input siclk; | |
2232 | input soclk; | |
2233 | ||
2234 | output [3:0] dout; | |
2235 | output scan_out; | |
2236 | assign fdin[3:0] = din[3:0]; | |
2237 | ||
2238 | ||
2239 | ||
2240 | ||
2241 | ||
2242 | ||
2243 | dff #(4) d0_0 ( | |
2244 | .l1clk(l1clk), | |
2245 | .siclk(siclk), | |
2246 | .soclk(soclk), | |
2247 | .d(fdin[3:0]), | |
2248 | .si({scan_in,so[2:0]}), | |
2249 | .so({so[2:0],scan_out}), | |
2250 | .q(dout[3:0]) | |
2251 | ); | |
2252 | ||
2253 | ||
2254 | ||
2255 | ||
2256 | ||
2257 | ||
2258 | ||
2259 | ||
2260 | ||
2261 | ||
2262 | ||
2263 | ||
2264 | endmodule | |
2265 | ||
2266 | ||
2267 | ||
2268 | ||
2269 | ||
2270 | ||
2271 | ||
2272 | ||
2273 | ||
2274 | ||
2275 | ||
2276 | ||
2277 | ||
2278 | // any PARAMS parms go into naming of macro | |
2279 | ||
2280 | module gkt_ipc_ctl_msff_ctl_macro__width_13 ( | |
2281 | din, | |
2282 | l1clk, | |
2283 | scan_in, | |
2284 | siclk, | |
2285 | soclk, | |
2286 | dout, | |
2287 | scan_out); | |
2288 | wire [12:0] fdin; | |
2289 | wire [11:0] so; | |
2290 | ||
2291 | input [12:0] din; | |
2292 | input l1clk; | |
2293 | input scan_in; | |
2294 | ||
2295 | ||
2296 | input siclk; | |
2297 | input soclk; | |
2298 | ||
2299 | output [12:0] dout; | |
2300 | output scan_out; | |
2301 | assign fdin[12:0] = din[12:0]; | |
2302 | ||
2303 | ||
2304 | ||
2305 | ||
2306 | ||
2307 | ||
2308 | dff #(13) d0_0 ( | |
2309 | .l1clk(l1clk), | |
2310 | .siclk(siclk), | |
2311 | .soclk(soclk), | |
2312 | .d(fdin[12:0]), | |
2313 | .si({scan_in,so[11:0]}), | |
2314 | .so({so[11:0],scan_out}), | |
2315 | .q(dout[12:0]) | |
2316 | ); | |
2317 | ||
2318 | ||
2319 | ||
2320 | ||
2321 | ||
2322 | ||
2323 | ||
2324 | ||
2325 | ||
2326 | ||
2327 | ||
2328 | ||
2329 | endmodule | |
2330 | ||
2331 | ||
2332 | ||
2333 | ||
2334 | ||
2335 | ||
2336 | ||
2337 | ||
2338 | ||
2339 | ||
2340 | ||
2341 | ||
2342 | ||
2343 | // any PARAMS parms go into naming of macro | |
2344 | ||
2345 | module gkt_ipc_ctl_msff_ctl_macro__width_7 ( | |
2346 | din, | |
2347 | l1clk, | |
2348 | scan_in, | |
2349 | siclk, | |
2350 | soclk, | |
2351 | dout, | |
2352 | scan_out); | |
2353 | wire [6:0] fdin; | |
2354 | wire [5:0] so; | |
2355 | ||
2356 | input [6:0] din; | |
2357 | input l1clk; | |
2358 | input scan_in; | |
2359 | ||
2360 | ||
2361 | input siclk; | |
2362 | input soclk; | |
2363 | ||
2364 | output [6:0] dout; | |
2365 | output scan_out; | |
2366 | assign fdin[6:0] = din[6:0]; | |
2367 | ||
2368 | ||
2369 | ||
2370 | ||
2371 | ||
2372 | ||
2373 | dff #(7) d0_0 ( | |
2374 | .l1clk(l1clk), | |
2375 | .siclk(siclk), | |
2376 | .soclk(soclk), | |
2377 | .d(fdin[6:0]), | |
2378 | .si({scan_in,so[5:0]}), | |
2379 | .so({so[5:0],scan_out}), | |
2380 | .q(dout[6:0]) | |
2381 | ); | |
2382 | ||
2383 | ||
2384 | ||
2385 | ||
2386 | ||
2387 | ||
2388 | ||
2389 | ||
2390 | ||
2391 | ||
2392 | ||
2393 | ||
2394 | endmodule | |
2395 | ||
2396 | ||
2397 | ||
2398 | ||
2399 | // any PARAMS parms go into naming of macro | |
2400 | ||
2401 | module gkt_ipc_ctl_msff_ctl_macro__width_2 ( | |
2402 | din, | |
2403 | l1clk, | |
2404 | scan_in, | |
2405 | siclk, | |
2406 | soclk, | |
2407 | dout, | |
2408 | scan_out); | |
2409 | wire [1:0] fdin; | |
2410 | wire [0:0] so; | |
2411 | ||
2412 | input [1:0] din; | |
2413 | input l1clk; | |
2414 | input scan_in; | |
2415 | ||
2416 | ||
2417 | input siclk; | |
2418 | input soclk; | |
2419 | ||
2420 | output [1:0] dout; | |
2421 | output scan_out; | |
2422 | assign fdin[1:0] = din[1:0]; | |
2423 | ||
2424 | ||
2425 | ||
2426 | ||
2427 | ||
2428 | ||
2429 | dff #(2) d0_0 ( | |
2430 | .l1clk(l1clk), | |
2431 | .siclk(siclk), | |
2432 | .soclk(soclk), | |
2433 | .d(fdin[1:0]), | |
2434 | .si({scan_in,so[0:0]}), | |
2435 | .so({so[0:0],scan_out}), | |
2436 | .q(dout[1:0]) | |
2437 | ); | |
2438 | ||
2439 | ||
2440 | ||
2441 | ||
2442 | ||
2443 | ||
2444 | ||
2445 | ||
2446 | ||
2447 | ||
2448 | ||
2449 | ||
2450 | endmodule | |
2451 | ||
2452 | ||
2453 | ||
2454 | ||
2455 | ||
2456 | ||
2457 | ||
2458 | ||
2459 | ||
2460 | // Description: Spare gate macro for control blocks | |
2461 | // | |
2462 | // Param num controls the number of times the macro is added | |
2463 | // flops=0 can be used to use only combination spare logic | |
2464 | ||
2465 | ||
2466 | module gkt_ipc_ctl_spare_ctl_macro__num_5 ( | |
2467 | l1clk, | |
2468 | scan_in, | |
2469 | siclk, | |
2470 | soclk, | |
2471 | scan_out); | |
2472 | wire si_0; | |
2473 | wire so_0; | |
2474 | wire spare0_flop_unused; | |
2475 | wire spare0_buf_32x_unused; | |
2476 | wire spare0_nand3_8x_unused; | |
2477 | wire spare0_inv_8x_unused; | |
2478 | wire spare0_aoi22_4x_unused; | |
2479 | wire spare0_buf_8x_unused; | |
2480 | wire spare0_oai22_4x_unused; | |
2481 | wire spare0_inv_16x_unused; | |
2482 | wire spare0_nand2_16x_unused; | |
2483 | wire spare0_nor3_4x_unused; | |
2484 | wire spare0_nand2_8x_unused; | |
2485 | wire spare0_buf_16x_unused; | |
2486 | wire spare0_nor2_16x_unused; | |
2487 | wire spare0_inv_32x_unused; | |
2488 | wire si_1; | |
2489 | wire so_1; | |
2490 | wire spare1_flop_unused; | |
2491 | wire spare1_buf_32x_unused; | |
2492 | wire spare1_nand3_8x_unused; | |
2493 | wire spare1_inv_8x_unused; | |
2494 | wire spare1_aoi22_4x_unused; | |
2495 | wire spare1_buf_8x_unused; | |
2496 | wire spare1_oai22_4x_unused; | |
2497 | wire spare1_inv_16x_unused; | |
2498 | wire spare1_nand2_16x_unused; | |
2499 | wire spare1_nor3_4x_unused; | |
2500 | wire spare1_nand2_8x_unused; | |
2501 | wire spare1_buf_16x_unused; | |
2502 | wire spare1_nor2_16x_unused; | |
2503 | wire spare1_inv_32x_unused; | |
2504 | wire si_2; | |
2505 | wire so_2; | |
2506 | wire spare2_flop_unused; | |
2507 | wire spare2_buf_32x_unused; | |
2508 | wire spare2_nand3_8x_unused; | |
2509 | wire spare2_inv_8x_unused; | |
2510 | wire spare2_aoi22_4x_unused; | |
2511 | wire spare2_buf_8x_unused; | |
2512 | wire spare2_oai22_4x_unused; | |
2513 | wire spare2_inv_16x_unused; | |
2514 | wire spare2_nand2_16x_unused; | |
2515 | wire spare2_nor3_4x_unused; | |
2516 | wire spare2_nand2_8x_unused; | |
2517 | wire spare2_buf_16x_unused; | |
2518 | wire spare2_nor2_16x_unused; | |
2519 | wire spare2_inv_32x_unused; | |
2520 | wire si_3; | |
2521 | wire so_3; | |
2522 | wire spare3_flop_unused; | |
2523 | wire spare3_buf_32x_unused; | |
2524 | wire spare3_nand3_8x_unused; | |
2525 | wire spare3_inv_8x_unused; | |
2526 | wire spare3_aoi22_4x_unused; | |
2527 | wire spare3_buf_8x_unused; | |
2528 | wire spare3_oai22_4x_unused; | |
2529 | wire spare3_inv_16x_unused; | |
2530 | wire spare3_nand2_16x_unused; | |
2531 | wire spare3_nor3_4x_unused; | |
2532 | wire spare3_nand2_8x_unused; | |
2533 | wire spare3_buf_16x_unused; | |
2534 | wire spare3_nor2_16x_unused; | |
2535 | wire spare3_inv_32x_unused; | |
2536 | wire si_4; | |
2537 | wire so_4; | |
2538 | wire spare4_flop_unused; | |
2539 | wire spare4_buf_32x_unused; | |
2540 | wire spare4_nand3_8x_unused; | |
2541 | wire spare4_inv_8x_unused; | |
2542 | wire spare4_aoi22_4x_unused; | |
2543 | wire spare4_buf_8x_unused; | |
2544 | wire spare4_oai22_4x_unused; | |
2545 | wire spare4_inv_16x_unused; | |
2546 | wire spare4_nand2_16x_unused; | |
2547 | wire spare4_nor3_4x_unused; | |
2548 | wire spare4_nand2_8x_unused; | |
2549 | wire spare4_buf_16x_unused; | |
2550 | wire spare4_nor2_16x_unused; | |
2551 | wire spare4_inv_32x_unused; | |
2552 | ||
2553 | ||
2554 | input l1clk; | |
2555 | input scan_in; | |
2556 | input siclk; | |
2557 | input soclk; | |
2558 | output scan_out; | |
2559 | ||
2560 | cl_sc1_msff_8x spare0_flop (.l1clk(l1clk), | |
2561 | .siclk(siclk), | |
2562 | .soclk(soclk), | |
2563 | .si(si_0), | |
2564 | .so(so_0), | |
2565 | .d(1'b0), | |
2566 | .q(spare0_flop_unused)); | |
2567 | assign si_0 = scan_in; | |
2568 | ||
2569 | cl_u1_buf_32x spare0_buf_32x (.in(1'b1), | |
2570 | .out(spare0_buf_32x_unused)); | |
2571 | cl_u1_nand3_8x spare0_nand3_8x (.in0(1'b1), | |
2572 | .in1(1'b1), | |
2573 | .in2(1'b1), | |
2574 | .out(spare0_nand3_8x_unused)); | |
2575 | cl_u1_inv_8x spare0_inv_8x (.in(1'b1), | |
2576 | .out(spare0_inv_8x_unused)); | |
2577 | cl_u1_aoi22_4x spare0_aoi22_4x (.in00(1'b1), | |
2578 | .in01(1'b1), | |
2579 | .in10(1'b1), | |
2580 | .in11(1'b1), | |
2581 | .out(spare0_aoi22_4x_unused)); | |
2582 | cl_u1_buf_8x spare0_buf_8x (.in(1'b1), | |
2583 | .out(spare0_buf_8x_unused)); | |
2584 | cl_u1_oai22_4x spare0_oai22_4x (.in00(1'b1), | |
2585 | .in01(1'b1), | |
2586 | .in10(1'b1), | |
2587 | .in11(1'b1), | |
2588 | .out(spare0_oai22_4x_unused)); | |
2589 | cl_u1_inv_16x spare0_inv_16x (.in(1'b1), | |
2590 | .out(spare0_inv_16x_unused)); | |
2591 | cl_u1_nand2_16x spare0_nand2_16x (.in0(1'b1), | |
2592 | .in1(1'b1), | |
2593 | .out(spare0_nand2_16x_unused)); | |
2594 | cl_u1_nor3_4x spare0_nor3_4x (.in0(1'b0), | |
2595 | .in1(1'b0), | |
2596 | .in2(1'b0), | |
2597 | .out(spare0_nor3_4x_unused)); | |
2598 | cl_u1_nand2_8x spare0_nand2_8x (.in0(1'b1), | |
2599 | .in1(1'b1), | |
2600 | .out(spare0_nand2_8x_unused)); | |
2601 | cl_u1_buf_16x spare0_buf_16x (.in(1'b1), | |
2602 | .out(spare0_buf_16x_unused)); | |
2603 | cl_u1_nor2_16x spare0_nor2_16x (.in0(1'b0), | |
2604 | .in1(1'b0), | |
2605 | .out(spare0_nor2_16x_unused)); | |
2606 | cl_u1_inv_32x spare0_inv_32x (.in(1'b1), | |
2607 | .out(spare0_inv_32x_unused)); | |
2608 | ||
2609 | cl_sc1_msff_8x spare1_flop (.l1clk(l1clk), | |
2610 | .siclk(siclk), | |
2611 | .soclk(soclk), | |
2612 | .si(si_1), | |
2613 | .so(so_1), | |
2614 | .d(1'b0), | |
2615 | .q(spare1_flop_unused)); | |
2616 | assign si_1 = so_0; | |
2617 | ||
2618 | cl_u1_buf_32x spare1_buf_32x (.in(1'b1), | |
2619 | .out(spare1_buf_32x_unused)); | |
2620 | cl_u1_nand3_8x spare1_nand3_8x (.in0(1'b1), | |
2621 | .in1(1'b1), | |
2622 | .in2(1'b1), | |
2623 | .out(spare1_nand3_8x_unused)); | |
2624 | cl_u1_inv_8x spare1_inv_8x (.in(1'b1), | |
2625 | .out(spare1_inv_8x_unused)); | |
2626 | cl_u1_aoi22_4x spare1_aoi22_4x (.in00(1'b1), | |
2627 | .in01(1'b1), | |
2628 | .in10(1'b1), | |
2629 | .in11(1'b1), | |
2630 | .out(spare1_aoi22_4x_unused)); | |
2631 | cl_u1_buf_8x spare1_buf_8x (.in(1'b1), | |
2632 | .out(spare1_buf_8x_unused)); | |
2633 | cl_u1_oai22_4x spare1_oai22_4x (.in00(1'b1), | |
2634 | .in01(1'b1), | |
2635 | .in10(1'b1), | |
2636 | .in11(1'b1), | |
2637 | .out(spare1_oai22_4x_unused)); | |
2638 | cl_u1_inv_16x spare1_inv_16x (.in(1'b1), | |
2639 | .out(spare1_inv_16x_unused)); | |
2640 | cl_u1_nand2_16x spare1_nand2_16x (.in0(1'b1), | |
2641 | .in1(1'b1), | |
2642 | .out(spare1_nand2_16x_unused)); | |
2643 | cl_u1_nor3_4x spare1_nor3_4x (.in0(1'b0), | |
2644 | .in1(1'b0), | |
2645 | .in2(1'b0), | |
2646 | .out(spare1_nor3_4x_unused)); | |
2647 | cl_u1_nand2_8x spare1_nand2_8x (.in0(1'b1), | |
2648 | .in1(1'b1), | |
2649 | .out(spare1_nand2_8x_unused)); | |
2650 | cl_u1_buf_16x spare1_buf_16x (.in(1'b1), | |
2651 | .out(spare1_buf_16x_unused)); | |
2652 | cl_u1_nor2_16x spare1_nor2_16x (.in0(1'b0), | |
2653 | .in1(1'b0), | |
2654 | .out(spare1_nor2_16x_unused)); | |
2655 | cl_u1_inv_32x spare1_inv_32x (.in(1'b1), | |
2656 | .out(spare1_inv_32x_unused)); | |
2657 | ||
2658 | cl_sc1_msff_8x spare2_flop (.l1clk(l1clk), | |
2659 | .siclk(siclk), | |
2660 | .soclk(soclk), | |
2661 | .si(si_2), | |
2662 | .so(so_2), | |
2663 | .d(1'b0), | |
2664 | .q(spare2_flop_unused)); | |
2665 | assign si_2 = so_1; | |
2666 | ||
2667 | cl_u1_buf_32x spare2_buf_32x (.in(1'b1), | |
2668 | .out(spare2_buf_32x_unused)); | |
2669 | cl_u1_nand3_8x spare2_nand3_8x (.in0(1'b1), | |
2670 | .in1(1'b1), | |
2671 | .in2(1'b1), | |
2672 | .out(spare2_nand3_8x_unused)); | |
2673 | cl_u1_inv_8x spare2_inv_8x (.in(1'b1), | |
2674 | .out(spare2_inv_8x_unused)); | |
2675 | cl_u1_aoi22_4x spare2_aoi22_4x (.in00(1'b1), | |
2676 | .in01(1'b1), | |
2677 | .in10(1'b1), | |
2678 | .in11(1'b1), | |
2679 | .out(spare2_aoi22_4x_unused)); | |
2680 | cl_u1_buf_8x spare2_buf_8x (.in(1'b1), | |
2681 | .out(spare2_buf_8x_unused)); | |
2682 | cl_u1_oai22_4x spare2_oai22_4x (.in00(1'b1), | |
2683 | .in01(1'b1), | |
2684 | .in10(1'b1), | |
2685 | .in11(1'b1), | |
2686 | .out(spare2_oai22_4x_unused)); | |
2687 | cl_u1_inv_16x spare2_inv_16x (.in(1'b1), | |
2688 | .out(spare2_inv_16x_unused)); | |
2689 | cl_u1_nand2_16x spare2_nand2_16x (.in0(1'b1), | |
2690 | .in1(1'b1), | |
2691 | .out(spare2_nand2_16x_unused)); | |
2692 | cl_u1_nor3_4x spare2_nor3_4x (.in0(1'b0), | |
2693 | .in1(1'b0), | |
2694 | .in2(1'b0), | |
2695 | .out(spare2_nor3_4x_unused)); | |
2696 | cl_u1_nand2_8x spare2_nand2_8x (.in0(1'b1), | |
2697 | .in1(1'b1), | |
2698 | .out(spare2_nand2_8x_unused)); | |
2699 | cl_u1_buf_16x spare2_buf_16x (.in(1'b1), | |
2700 | .out(spare2_buf_16x_unused)); | |
2701 | cl_u1_nor2_16x spare2_nor2_16x (.in0(1'b0), | |
2702 | .in1(1'b0), | |
2703 | .out(spare2_nor2_16x_unused)); | |
2704 | cl_u1_inv_32x spare2_inv_32x (.in(1'b1), | |
2705 | .out(spare2_inv_32x_unused)); | |
2706 | ||
2707 | cl_sc1_msff_8x spare3_flop (.l1clk(l1clk), | |
2708 | .siclk(siclk), | |
2709 | .soclk(soclk), | |
2710 | .si(si_3), | |
2711 | .so(so_3), | |
2712 | .d(1'b0), | |
2713 | .q(spare3_flop_unused)); | |
2714 | assign si_3 = so_2; | |
2715 | ||
2716 | cl_u1_buf_32x spare3_buf_32x (.in(1'b1), | |
2717 | .out(spare3_buf_32x_unused)); | |
2718 | cl_u1_nand3_8x spare3_nand3_8x (.in0(1'b1), | |
2719 | .in1(1'b1), | |
2720 | .in2(1'b1), | |
2721 | .out(spare3_nand3_8x_unused)); | |
2722 | cl_u1_inv_8x spare3_inv_8x (.in(1'b1), | |
2723 | .out(spare3_inv_8x_unused)); | |
2724 | cl_u1_aoi22_4x spare3_aoi22_4x (.in00(1'b1), | |
2725 | .in01(1'b1), | |
2726 | .in10(1'b1), | |
2727 | .in11(1'b1), | |
2728 | .out(spare3_aoi22_4x_unused)); | |
2729 | cl_u1_buf_8x spare3_buf_8x (.in(1'b1), | |
2730 | .out(spare3_buf_8x_unused)); | |
2731 | cl_u1_oai22_4x spare3_oai22_4x (.in00(1'b1), | |
2732 | .in01(1'b1), | |
2733 | .in10(1'b1), | |
2734 | .in11(1'b1), | |
2735 | .out(spare3_oai22_4x_unused)); | |
2736 | cl_u1_inv_16x spare3_inv_16x (.in(1'b1), | |
2737 | .out(spare3_inv_16x_unused)); | |
2738 | cl_u1_nand2_16x spare3_nand2_16x (.in0(1'b1), | |
2739 | .in1(1'b1), | |
2740 | .out(spare3_nand2_16x_unused)); | |
2741 | cl_u1_nor3_4x spare3_nor3_4x (.in0(1'b0), | |
2742 | .in1(1'b0), | |
2743 | .in2(1'b0), | |
2744 | .out(spare3_nor3_4x_unused)); | |
2745 | cl_u1_nand2_8x spare3_nand2_8x (.in0(1'b1), | |
2746 | .in1(1'b1), | |
2747 | .out(spare3_nand2_8x_unused)); | |
2748 | cl_u1_buf_16x spare3_buf_16x (.in(1'b1), | |
2749 | .out(spare3_buf_16x_unused)); | |
2750 | cl_u1_nor2_16x spare3_nor2_16x (.in0(1'b0), | |
2751 | .in1(1'b0), | |
2752 | .out(spare3_nor2_16x_unused)); | |
2753 | cl_u1_inv_32x spare3_inv_32x (.in(1'b1), | |
2754 | .out(spare3_inv_32x_unused)); | |
2755 | ||
2756 | cl_sc1_msff_8x spare4_flop (.l1clk(l1clk), | |
2757 | .siclk(siclk), | |
2758 | .soclk(soclk), | |
2759 | .si(si_4), | |
2760 | .so(so_4), | |
2761 | .d(1'b0), | |
2762 | .q(spare4_flop_unused)); | |
2763 | assign si_4 = so_3; | |
2764 | ||
2765 | cl_u1_buf_32x spare4_buf_32x (.in(1'b1), | |
2766 | .out(spare4_buf_32x_unused)); | |
2767 | cl_u1_nand3_8x spare4_nand3_8x (.in0(1'b1), | |
2768 | .in1(1'b1), | |
2769 | .in2(1'b1), | |
2770 | .out(spare4_nand3_8x_unused)); | |
2771 | cl_u1_inv_8x spare4_inv_8x (.in(1'b1), | |
2772 | .out(spare4_inv_8x_unused)); | |
2773 | cl_u1_aoi22_4x spare4_aoi22_4x (.in00(1'b1), | |
2774 | .in01(1'b1), | |
2775 | .in10(1'b1), | |
2776 | .in11(1'b1), | |
2777 | .out(spare4_aoi22_4x_unused)); | |
2778 | cl_u1_buf_8x spare4_buf_8x (.in(1'b1), | |
2779 | .out(spare4_buf_8x_unused)); | |
2780 | cl_u1_oai22_4x spare4_oai22_4x (.in00(1'b1), | |
2781 | .in01(1'b1), | |
2782 | .in10(1'b1), | |
2783 | .in11(1'b1), | |
2784 | .out(spare4_oai22_4x_unused)); | |
2785 | cl_u1_inv_16x spare4_inv_16x (.in(1'b1), | |
2786 | .out(spare4_inv_16x_unused)); | |
2787 | cl_u1_nand2_16x spare4_nand2_16x (.in0(1'b1), | |
2788 | .in1(1'b1), | |
2789 | .out(spare4_nand2_16x_unused)); | |
2790 | cl_u1_nor3_4x spare4_nor3_4x (.in0(1'b0), | |
2791 | .in1(1'b0), | |
2792 | .in2(1'b0), | |
2793 | .out(spare4_nor3_4x_unused)); | |
2794 | cl_u1_nand2_8x spare4_nand2_8x (.in0(1'b1), | |
2795 | .in1(1'b1), | |
2796 | .out(spare4_nand2_8x_unused)); | |
2797 | cl_u1_buf_16x spare4_buf_16x (.in(1'b1), | |
2798 | .out(spare4_buf_16x_unused)); | |
2799 | cl_u1_nor2_16x spare4_nor2_16x (.in0(1'b0), | |
2800 | .in1(1'b0), | |
2801 | .out(spare4_nor2_16x_unused)); | |
2802 | cl_u1_inv_32x spare4_inv_32x (.in(1'b1), | |
2803 | .out(spare4_inv_32x_unused)); | |
2804 | assign scan_out = so_4; | |
2805 | ||
2806 | ||
2807 | ||
2808 | endmodule | |
2809 |