Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: cl_dp1.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | `define LIB | |
36 | module cl_dp1_msffmin_30ps_16x ( q, so, d, l1clk, si, siclk, soclk ); | |
37 | // RFM 05-14-2004 | |
38 | // Level sensitive in SCAN_MODE | |
39 | // Edge triggered when not in SCAN_MODE | |
40 | ||
41 | ||
42 | parameter SIZE = 1; | |
43 | ||
44 | output q; | |
45 | output so; | |
46 | ||
47 | input d; | |
48 | input l1clk; | |
49 | input si; | |
50 | input siclk; | |
51 | input soclk; | |
52 | ||
53 | reg q; | |
54 | wire so; | |
55 | wire l1clk, siclk, soclk; | |
56 | ||
57 | `ifdef SCAN_MODE | |
58 | ||
59 | reg l1; | |
60 | `ifdef FAST_FLUSH | |
61 | always @(posedge l1clk or posedge siclk ) begin | |
62 | if (siclk) begin | |
63 | q <= 1'b0; //pseudo flush reset | |
64 | end else begin | |
65 | q <= d; | |
66 | end | |
67 | end | |
68 | `else | |
69 | always @(l1clk or siclk or soclk or d or si) | |
70 | begin | |
71 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
72 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
73 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
74 | ||
75 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
76 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
77 | end | |
78 | `endif | |
79 | `else | |
80 | wire si_unused; | |
81 | wire siclk_unused; | |
82 | wire soclk_unused; | |
83 | assign si_unused = si; | |
84 | assign siclk_unused = siclk; | |
85 | assign soclk_unused = soclk; | |
86 | ||
87 | ||
88 | `ifdef INITLATZERO | |
89 | initial q = 1'b0; | |
90 | `endif | |
91 | ||
92 | always @(posedge l1clk) | |
93 | begin | |
94 | if (!siclk && !soclk) q <= d; | |
95 | else q <= 1'bx; | |
96 | end | |
97 | `endif | |
98 | ||
99 | assign so = q; | |
100 | ||
101 | endmodule // dff | |
102 | ||
103 | ||
104 | ||
105 | ||
106 | module cl_dp1_msffmin_30ps_8x ( q, so, d, l1clk, si, siclk, soclk ); | |
107 | // RFM 05-14-2004 | |
108 | // Level sensitive in SCAN_MODE | |
109 | // Edge triggered when not in SCAN_MODE | |
110 | ||
111 | ||
112 | parameter SIZE = 1; | |
113 | ||
114 | output q; | |
115 | output so; | |
116 | ||
117 | input d; | |
118 | input l1clk; | |
119 | input si; | |
120 | input siclk; | |
121 | input soclk; | |
122 | ||
123 | reg q; | |
124 | wire so; | |
125 | wire l1clk, siclk, soclk; | |
126 | ||
127 | `ifdef SCAN_MODE | |
128 | ||
129 | reg l1; | |
130 | `ifdef FAST_FLUSH | |
131 | always @(posedge l1clk or posedge siclk ) begin | |
132 | if (siclk) begin | |
133 | q <= 1'b0; //pseudo flush reset | |
134 | end else begin | |
135 | q <= d; | |
136 | end | |
137 | end | |
138 | `else | |
139 | always @(l1clk or siclk or soclk or d or si) | |
140 | begin | |
141 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
142 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
143 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
144 | ||
145 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
146 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
147 | end | |
148 | `endif | |
149 | `else | |
150 | wire si_unused; | |
151 | wire siclk_unused; | |
152 | wire soclk_unused; | |
153 | assign si_unused = si; | |
154 | assign siclk_unused = siclk; | |
155 | assign soclk_unused = soclk; | |
156 | ||
157 | ||
158 | `ifdef INITLATZERO | |
159 | initial q = 1'b0; | |
160 | `endif | |
161 | ||
162 | always @(posedge l1clk) | |
163 | begin | |
164 | if (!siclk && !soclk) q <= d; | |
165 | else q <= 1'bx; | |
166 | end | |
167 | `endif | |
168 | ||
169 | assign so = q; | |
170 | ||
171 | endmodule // dff | |
172 | module cl_dp1_msffmin_30ps_4x ( q, so, d, l1clk, si, siclk, soclk ); | |
173 | // RFM 05-14-2004 | |
174 | // Level sensitive in SCAN_MODE | |
175 | // Edge triggered when not in SCAN_MODE | |
176 | ||
177 | ||
178 | parameter SIZE = 1; | |
179 | ||
180 | output q; | |
181 | output so; | |
182 | ||
183 | input d; | |
184 | input l1clk; | |
185 | input si; | |
186 | input siclk; | |
187 | input soclk; | |
188 | ||
189 | reg q; | |
190 | wire so; | |
191 | wire l1clk, siclk, soclk; | |
192 | ||
193 | `ifdef SCAN_MODE | |
194 | ||
195 | reg l1; | |
196 | `ifdef FAST_FLUSH | |
197 | always @(posedge l1clk or posedge siclk ) begin | |
198 | if (siclk) begin | |
199 | q <= 1'b0; //pseudo flush reset | |
200 | end else begin | |
201 | q <= d; | |
202 | end | |
203 | end | |
204 | `else | |
205 | always @(l1clk or siclk or soclk or d or si) | |
206 | begin | |
207 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
208 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
209 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
210 | ||
211 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
212 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
213 | end | |
214 | `endif | |
215 | `else | |
216 | wire si_unused; | |
217 | wire siclk_unused; | |
218 | wire soclk_unused; | |
219 | assign si_unused = si; | |
220 | assign siclk_unused = siclk; | |
221 | assign soclk_unused = soclk; | |
222 | ||
223 | ||
224 | `ifdef INITLATZERO | |
225 | initial q = 1'b0; | |
226 | `endif | |
227 | ||
228 | always @(posedge l1clk) | |
229 | begin | |
230 | if (!siclk && !soclk) q <= d; | |
231 | else q <= 1'bx; | |
232 | end | |
233 | `endif | |
234 | ||
235 | assign so = q; | |
236 | ||
237 | endmodule // dff | |
238 | module cl_dp1_msffmin_30ps_32x ( q, so, d, l1clk, si, siclk, soclk ); | |
239 | // RFM 05-14-2004 | |
240 | // Level sensitive in SCAN_MODE | |
241 | // Edge triggered when not in SCAN_MODE | |
242 | ||
243 | ||
244 | parameter SIZE = 1; | |
245 | ||
246 | output q; | |
247 | output so; | |
248 | ||
249 | input d; | |
250 | input l1clk; | |
251 | input si; | |
252 | input siclk; | |
253 | input soclk; | |
254 | ||
255 | reg q; | |
256 | wire so; | |
257 | wire l1clk, siclk, soclk; | |
258 | ||
259 | `ifdef SCAN_MODE | |
260 | ||
261 | reg l1; | |
262 | `ifdef FAST_FLUSH | |
263 | always @(posedge l1clk or posedge siclk ) begin | |
264 | if (siclk) begin | |
265 | q <= 1'b0; //pseudo flush reset | |
266 | end else begin | |
267 | q <= d; | |
268 | end | |
269 | end | |
270 | `else | |
271 | always @(l1clk or siclk or soclk or d or si) | |
272 | begin | |
273 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
274 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
275 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
276 | ||
277 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
278 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
279 | end | |
280 | `endif | |
281 | `else | |
282 | wire si_unused; | |
283 | wire siclk_unused; | |
284 | wire soclk_unused; | |
285 | assign si_unused = si; | |
286 | assign siclk_unused = siclk; | |
287 | assign soclk_unused = soclk; | |
288 | ||
289 | ||
290 | `ifdef INITLATZERO | |
291 | initial q = 1'b0; | |
292 | `endif | |
293 | ||
294 | always @(posedge l1clk) | |
295 | begin | |
296 | if (!siclk && !soclk) q <= d; | |
297 | else q <= 1'bx; | |
298 | end | |
299 | `endif | |
300 | ||
301 | assign so = q; | |
302 | ||
303 | endmodule // dff | |
304 | module cl_dp1_msffmin_30ps_1x ( q, so, d, l1clk, si, siclk, soclk ); | |
305 | // RFM 05-14-2004 | |
306 | // Level sensitive in SCAN_MODE | |
307 | // Edge triggered when not in SCAN_MODE | |
308 | ||
309 | ||
310 | parameter SIZE = 1; | |
311 | ||
312 | output q; | |
313 | output so; | |
314 | ||
315 | input d; | |
316 | input l1clk; | |
317 | input si; | |
318 | input siclk; | |
319 | input soclk; | |
320 | ||
321 | reg q; | |
322 | wire so; | |
323 | wire l1clk, siclk, soclk; | |
324 | ||
325 | `ifdef SCAN_MODE | |
326 | ||
327 | reg l1; | |
328 | `ifdef FAST_FLUSH | |
329 | always @(posedge l1clk or posedge siclk ) begin | |
330 | if (siclk) begin | |
331 | q <= 1'b0; //pseudo flush reset | |
332 | end else begin | |
333 | q <= d; | |
334 | end | |
335 | end | |
336 | `else | |
337 | always @(l1clk or siclk or soclk or d or si) | |
338 | begin | |
339 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
340 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
341 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
342 | ||
343 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
344 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
345 | end | |
346 | `endif | |
347 | `else | |
348 | wire si_unused; | |
349 | wire siclk_unused; | |
350 | wire soclk_unused; | |
351 | assign si_unused = si; | |
352 | assign siclk_unused = siclk; | |
353 | assign soclk_unused = soclk; | |
354 | ||
355 | ||
356 | `ifdef INITLATZERO | |
357 | initial q = 1'b0; | |
358 | `endif | |
359 | ||
360 | always @(posedge l1clk) | |
361 | begin | |
362 | if (!siclk && !soclk) q <= d; | |
363 | else q <= 1'bx; | |
364 | end | |
365 | `endif | |
366 | ||
367 | assign so = q; | |
368 | ||
369 | endmodule // dff | |
370 | module cl_dp1_bsac_cell_4x(q, so, d, l1clk, si, siclk, soclk, updateclk, | |
371 | ac_mode, ac_test_signal); | |
372 | output q; | |
373 | output so; | |
374 | ||
375 | input d, ac_test_signal; | |
376 | input l1clk; | |
377 | input si; | |
378 | input siclk; | |
379 | input soclk; | |
380 | input updateclk, ac_mode; | |
381 | ||
382 | reg q; | |
383 | reg so; | |
384 | wire l1clk, siclk, soclk, updateclk; | |
385 | ||
386 | ||
387 | reg l1, qm; | |
388 | ||
389 | always @(l1clk or siclk or soclk or d or si) | |
390 | begin | |
391 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
392 | if ( l1clk && siclk) l1 <= si; // Load master with | |
393 | // scan or flush | |
394 | if (!l1clk && siclk) l1 <= 1'bx; // Conflict between | |
395 | // data and scan | |
396 | if ( l1clk && !soclk) so <= l1; // Load slave with | |
397 | // master data | |
398 | if ( l1clk && siclk && !soclk) so <= si; // Flush | |
399 | end | |
400 | ||
401 | initial qm = 1'b0; | |
402 | ||
403 | always@(updateclk or l1) | |
404 | begin | |
405 | if(updateclk) qm <=l1; | |
406 | end | |
407 | always@(ac_mode or qm or ac_test_signal) | |
408 | begin | |
409 | if(ac_mode==0) q=qm; | |
410 | else q=qm ^ ac_test_signal; | |
411 | end | |
412 | endmodule | |
413 | module cl_dp1_blatch_4x ( latout, so, d, l1clk, si, siclk, soclk); | |
414 | ||
415 | output latout; | |
416 | output so; | |
417 | input d; | |
418 | input l1clk; | |
419 | input si; | |
420 | input siclk; | |
421 | input soclk; | |
422 | ||
423 | ||
424 | wire so; | |
425 | reg s, m; | |
426 | ||
427 | `ifdef SCAN_MODE | |
428 | ||
429 | always @(l1clk or siclk or soclk or d or si) begin | |
430 | ||
431 | if (!l1clk && !siclk) m <= d; // Load master with data | |
432 | else if ( l1clk && siclk) m <= si; // Load master with scan or flush | |
433 | else if (!l1clk && siclk) m <= 1'bx; // Conflict between data and scan | |
434 | ||
435 | if ( l1clk && !soclk && !siclk) s <= m; // Load slave with master data | |
436 | else if (l1clk && siclk && !soclk) s <= si; // Flush | |
437 | end | |
438 | ||
439 | `else | |
440 | wire si_unused = si; | |
441 | `ifdef INITLATZERO | |
442 | ||
443 | ||
444 | initial m = 1'b0; | |
445 | `endif | |
446 | ||
447 | ||
448 | always @(l1clk or d or si or siclk) begin | |
449 | if(siclk==0 && l1clk==0) m = d; | |
450 | else if(siclk && !l1clk) m = 1'bx; | |
451 | if(siclk && l1clk) m = si; | |
452 | if(l1clk && !soclk) s = m; | |
453 | end | |
454 | ||
455 | `endif | |
456 | ||
457 | assign latout = m; | |
458 | assign so = s; | |
459 | ||
460 | ||
461 | endmodule | |
462 | module cl_dp1_alatch_4x ( q, so, d, l1clk, si, siclk, soclk, se ); | |
463 | ||
464 | ||
465 | ||
466 | ||
467 | ||
468 | output q; | |
469 | output so; | |
470 | ||
471 | input d; | |
472 | input l1clk; | |
473 | input si; | |
474 | input siclk; | |
475 | input soclk; | |
476 | input se; | |
477 | ||
478 | reg q; | |
479 | wire so; | |
480 | wire l1clk, siclk, soclk; | |
481 | ||
482 | ||
483 | ||
484 | reg l1; | |
485 | ||
486 | always @(l1clk or siclk or soclk or d or si or se) | |
487 | begin | |
488 | ||
489 | if (siclk) l1 <= si; // Load master with scan or flush | |
490 | ||
491 | if(se && !soclk && l1clk && siclk) q <= si; | |
492 | else if ( se && !soclk && l1clk) q <= l1; | |
493 | else if ( !soclk && l1clk) q <= d; | |
494 | end | |
495 | ||
496 | ||
497 | ||
498 | ||
499 | `ifdef INITLATZERO | |
500 | initial q = 1'b0; | |
501 | `endif | |
502 | ||
503 | ||
504 | ||
505 | assign so = q; | |
506 | ||
507 | endmodule // dff | |
508 | module cl_dp1_msffmin_16x ( q, so, d, l1clk, si, siclk, soclk ); | |
509 | // RFM 05-14-2004 | |
510 | // Level sensitive in SCAN_MODE | |
511 | // Edge triggered when not in SCAN_MODE | |
512 | ||
513 | ||
514 | parameter SIZE = 1; | |
515 | ||
516 | output q; | |
517 | output so; | |
518 | ||
519 | input d; | |
520 | input l1clk; | |
521 | input si; | |
522 | input siclk; | |
523 | input soclk; | |
524 | ||
525 | reg q; | |
526 | wire so; | |
527 | wire l1clk, siclk, soclk; | |
528 | ||
529 | `ifdef SCAN_MODE | |
530 | ||
531 | reg l1; | |
532 | `ifdef FAST_FLUSH | |
533 | always @(posedge l1clk or posedge siclk ) begin | |
534 | if (siclk) begin | |
535 | q <= 1'b0; //pseudo flush reset | |
536 | end else begin | |
537 | q <= d; | |
538 | end | |
539 | end | |
540 | `else | |
541 | always @(l1clk or siclk or soclk or d or si) | |
542 | begin | |
543 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
544 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
545 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
546 | ||
547 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
548 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
549 | end | |
550 | `endif | |
551 | `else | |
552 | wire si_unused; | |
553 | wire siclk_unused; | |
554 | wire soclk_unused; | |
555 | assign si_unused = si; | |
556 | assign siclk_unused = siclk; | |
557 | assign soclk_unused = soclk; | |
558 | ||
559 | ||
560 | `ifdef INITLATZERO | |
561 | initial q = 1'b0; | |
562 | `endif | |
563 | ||
564 | always @(posedge l1clk) | |
565 | begin | |
566 | if (!siclk && !soclk) q <= d; | |
567 | else q <= 1'bx; | |
568 | end | |
569 | `endif | |
570 | ||
571 | assign so = q; | |
572 | ||
573 | endmodule // dff | |
574 | ||
575 | ||
576 | ||
577 | ||
578 | module cl_dp1_msffmin_8x ( q, so, d, l1clk, si, siclk, soclk ); | |
579 | // RFM 05-14-2004 | |
580 | // Level sensitive in SCAN_MODE | |
581 | // Edge triggered when not in SCAN_MODE | |
582 | ||
583 | ||
584 | parameter SIZE = 1; | |
585 | ||
586 | output q; | |
587 | output so; | |
588 | ||
589 | input d; | |
590 | input l1clk; | |
591 | input si; | |
592 | input siclk; | |
593 | input soclk; | |
594 | ||
595 | reg q; | |
596 | wire so; | |
597 | wire l1clk, siclk, soclk; | |
598 | ||
599 | `ifdef SCAN_MODE | |
600 | ||
601 | reg l1; | |
602 | `ifdef FAST_FLUSH | |
603 | always @(posedge l1clk or posedge siclk ) begin | |
604 | if (siclk) begin | |
605 | q <= 1'b0; //pseudo flush reset | |
606 | end else begin | |
607 | q <= d; | |
608 | end | |
609 | end | |
610 | `else | |
611 | always @(l1clk or siclk or soclk or d or si) | |
612 | begin | |
613 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
614 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
615 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
616 | ||
617 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
618 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
619 | end | |
620 | `endif | |
621 | `else | |
622 | wire si_unused; | |
623 | wire siclk_unused; | |
624 | wire soclk_unused; | |
625 | assign si_unused = si; | |
626 | assign siclk_unused = siclk; | |
627 | assign soclk_unused = soclk; | |
628 | ||
629 | ||
630 | `ifdef INITLATZERO | |
631 | initial q = 1'b0; | |
632 | `endif | |
633 | ||
634 | always @(posedge l1clk) | |
635 | begin | |
636 | if (!siclk && !soclk) q <= d; | |
637 | else q <= 1'bx; | |
638 | end | |
639 | `endif | |
640 | ||
641 | assign so = q; | |
642 | ||
643 | endmodule // dff | |
644 | module cl_dp1_msffmin_4x ( q, so, d, l1clk, si, siclk, soclk ); | |
645 | // RFM 05-14-2004 | |
646 | // Level sensitive in SCAN_MODE | |
647 | // Edge triggered when not in SCAN_MODE | |
648 | ||
649 | ||
650 | parameter SIZE = 1; | |
651 | ||
652 | output q; | |
653 | output so; | |
654 | ||
655 | input d; | |
656 | input l1clk; | |
657 | input si; | |
658 | input siclk; | |
659 | input soclk; | |
660 | ||
661 | reg q; | |
662 | wire so; | |
663 | wire l1clk, siclk, soclk; | |
664 | ||
665 | `ifdef SCAN_MODE | |
666 | ||
667 | reg l1; | |
668 | `ifdef FAST_FLUSH | |
669 | always @(posedge l1clk or posedge siclk ) begin | |
670 | if (siclk) begin | |
671 | q <= 1'b0; //pseudo flush reset | |
672 | end else begin | |
673 | q <= d; | |
674 | end | |
675 | end | |
676 | `else | |
677 | always @(l1clk or siclk or soclk or d or si) | |
678 | begin | |
679 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
680 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
681 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
682 | ||
683 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
684 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
685 | end | |
686 | `endif | |
687 | `else | |
688 | wire si_unused; | |
689 | wire siclk_unused; | |
690 | wire soclk_unused; | |
691 | assign si_unused = si; | |
692 | assign siclk_unused = siclk; | |
693 | assign soclk_unused = soclk; | |
694 | ||
695 | ||
696 | `ifdef INITLATZERO | |
697 | initial q = 1'b0; | |
698 | `endif | |
699 | ||
700 | always @(posedge l1clk) | |
701 | begin | |
702 | if (!siclk && !soclk) q <= d; | |
703 | else q <= 1'bx; | |
704 | end | |
705 | `endif | |
706 | ||
707 | assign so = q; | |
708 | ||
709 | endmodule // dff | |
710 | module cl_dp1_msffmin_32x ( q, so, d, l1clk, si, siclk, soclk ); | |
711 | // RFM 05-14-2004 | |
712 | // Level sensitive in SCAN_MODE | |
713 | // Edge triggered when not in SCAN_MODE | |
714 | ||
715 | ||
716 | parameter SIZE = 1; | |
717 | ||
718 | output q; | |
719 | output so; | |
720 | ||
721 | input d; | |
722 | input l1clk; | |
723 | input si; | |
724 | input siclk; | |
725 | input soclk; | |
726 | ||
727 | reg q; | |
728 | wire so; | |
729 | wire l1clk, siclk, soclk; | |
730 | ||
731 | `ifdef SCAN_MODE | |
732 | ||
733 | reg l1; | |
734 | `ifdef FAST_FLUSH | |
735 | always @(posedge l1clk or posedge siclk ) begin | |
736 | if (siclk) begin | |
737 | q <= 1'b0; //pseudo flush reset | |
738 | end else begin | |
739 | q <= d; | |
740 | end | |
741 | end | |
742 | `else | |
743 | always @(l1clk or siclk or soclk or d or si) | |
744 | begin | |
745 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
746 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
747 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
748 | ||
749 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
750 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
751 | end | |
752 | `endif | |
753 | `else | |
754 | wire si_unused; | |
755 | wire siclk_unused; | |
756 | wire soclk_unused; | |
757 | assign si_unused = si; | |
758 | assign siclk_unused = siclk; | |
759 | assign soclk_unused = soclk; | |
760 | ||
761 | ||
762 | `ifdef INITLATZERO | |
763 | initial q = 1'b0; | |
764 | `endif | |
765 | ||
766 | always @(posedge l1clk) | |
767 | begin | |
768 | if (!siclk && !soclk) q <= d; | |
769 | else q <= 1'bx; | |
770 | end | |
771 | `endif | |
772 | ||
773 | assign so = q; | |
774 | ||
775 | endmodule // dff | |
776 | module cl_dp1_msffmin_1x ( q, so, d, l1clk, si, siclk, soclk ); | |
777 | // RFM 05-14-2004 | |
778 | // Level sensitive in SCAN_MODE | |
779 | // Edge triggered when not in SCAN_MODE | |
780 | ||
781 | ||
782 | parameter SIZE = 1; | |
783 | ||
784 | output q; | |
785 | output so; | |
786 | ||
787 | input d; | |
788 | input l1clk; | |
789 | input si; | |
790 | input siclk; | |
791 | input soclk; | |
792 | ||
793 | reg q; | |
794 | wire so; | |
795 | wire l1clk, siclk, soclk; | |
796 | ||
797 | `ifdef SCAN_MODE | |
798 | ||
799 | reg l1; | |
800 | `ifdef FAST_FLUSH | |
801 | always @(posedge l1clk or posedge siclk ) begin | |
802 | if (siclk) begin | |
803 | q <= 1'b0; //pseudo flush reset | |
804 | end else begin | |
805 | q <= d; | |
806 | end | |
807 | end | |
808 | `else | |
809 | always @(l1clk or siclk or soclk or d or si) | |
810 | begin | |
811 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
812 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
813 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
814 | ||
815 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
816 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
817 | end | |
818 | `endif | |
819 | `else | |
820 | wire si_unused; | |
821 | wire siclk_unused; | |
822 | wire soclk_unused; | |
823 | assign si_unused = si; | |
824 | assign siclk_unused = siclk; | |
825 | assign soclk_unused = soclk; | |
826 | ||
827 | ||
828 | `ifdef INITLATZERO | |
829 | initial q = 1'b0; | |
830 | `endif | |
831 | ||
832 | always @(posedge l1clk) | |
833 | begin | |
834 | if (!siclk && !soclk) q <= d; | |
835 | else q <= 1'bx; | |
836 | end | |
837 | `endif | |
838 | ||
839 | assign so = q; | |
840 | ||
841 | endmodule // dff | |
842 | module cl_dp1_rep_32x ( | |
843 | in, | |
844 | out | |
845 | ); | |
846 | input in; | |
847 | output out; | |
848 | ||
849 | `ifdef LIB | |
850 | //assign out = in; | |
851 | buf (out, in); | |
852 | `endif | |
853 | ||
854 | endmodule | |
855 | ||
856 | module cl_dp1_rep_m6_32x ( | |
857 | in, | |
858 | out | |
859 | ); | |
860 | input in; | |
861 | output out; | |
862 | ||
863 | `ifdef LIB | |
864 | //assign out = in; | |
865 | buf (out, in); | |
866 | `endif | |
867 | ||
868 | endmodule | |
869 | ||
870 | module cl_dp1_add12_8x ( | |
871 | cin, | |
872 | in0, | |
873 | in1, | |
874 | out, | |
875 | cout | |
876 | ); | |
877 | input cin; | |
878 | input [11:0] in0; | |
879 | input [11:0] in1; | |
880 | output [11:0] out; | |
881 | output cout; | |
882 | ||
883 | `ifdef LIB | |
884 | assign {cout, out[11:0]} = ({1'b0, in0[11:0]} + {1'b0, in1[11:0]} + {{12{1'b0}}, cin}); | |
885 | `endif | |
886 | ||
887 | endmodule | |
888 | module cl_dp1_add136_8x ( | |
889 | din0, | |
890 | din1, | |
891 | din2, | |
892 | sel_din2, | |
893 | sum, | |
894 | fya_sticky_dp, | |
895 | fya_sticky_sp, | |
896 | fya_xicc_z); | |
897 | wire [101:0] p; | |
898 | wire [100:0] k; | |
899 | wire [101:0] z; | |
900 | ||
901 | ||
902 | input [135:0] din0; | |
903 | input [132:0] din1; | |
904 | input [135:0] din2; | |
905 | input [3:0] sel_din2; | |
906 | ||
907 | output [135:0] sum; | |
908 | output fya_sticky_dp; | |
909 | output fya_sticky_sp; | |
910 | output [1:0] fya_xicc_z; | |
911 | ||
912 | `ifdef LIB | |
913 | ||
914 | assign sum[135:0] = { din0[135:0]} + | |
915 | {3'b000,din1[132:0]} + | |
916 | ({{{40{sel_din2[3]}} & din2[135:96]}, | |
917 | {{32{sel_din2[2]}} & din2[95:64] }, | |
918 | {{32{sel_din2[1]}} & din2[63:32] }, | |
919 | {{32{sel_din2[0]}} & din2[31:0] }}); | |
920 | ||
921 | ||
922 | // 127 126 125 ... 74 73 72 0 | |
923 | // --- --- --------------- --- ------------ | |
924 | // Float DP x x . 52 fraction G -> Sticky -> | |
925 | ||
926 | // 127 126 125 ... 103 102 101 0 | |
927 | // --- --- --------------- --- ------------ | |
928 | // Float SP x x . 23 fraction G -> Sticky -> | |
929 | ||
930 | ||
931 | assign p[101:0] = din0[101:0] ^ {din1[101:4],{4{1'b0}}}; | |
932 | assign k[100:0] = ~din0[100:0] & ~{din1[100:4],{4{1'b0}}}; | |
933 | ||
934 | assign z[101:1] = p[101:1] ^ k[100:0]; | |
935 | assign z[0] = ~p[0]; | |
936 | ||
937 | assign fya_sticky_sp = ~(& z[101:0]); | |
938 | assign fya_sticky_dp = ~(& z[72:0]); | |
939 | ||
940 | assign fya_xicc_z[1] = & z[63:0]; | |
941 | assign fya_xicc_z[0] = & z[31:0]; | |
942 | ||
943 | `endif | |
944 | ||
945 | endmodule | |
946 | module cl_dp1_add16_8x ( | |
947 | cin, | |
948 | in0, | |
949 | in1, | |
950 | out, | |
951 | cout | |
952 | ); | |
953 | input cin; | |
954 | input [15:0] in0; | |
955 | input [15:0] in1; | |
956 | output [15:0] out; | |
957 | output cout; | |
958 | ||
959 | `ifdef LIB | |
960 | assign {cout, out[15:0]} = ({1'b0, in0[15:0]} + {1'b0, in1[15:0]} + {{16{1'b0}}, cin}); | |
961 | `endif | |
962 | ||
963 | endmodule | |
964 | module cl_dp1_add32_8x ( | |
965 | cin, | |
966 | in0, | |
967 | in1, | |
968 | out, | |
969 | cout | |
970 | ); | |
971 | input cin; | |
972 | input [31:0] in0; | |
973 | input [31:0] in1; | |
974 | output [31:0] out; | |
975 | output cout; | |
976 | ||
977 | `ifdef LIB | |
978 | assign {cout, out[31:0]} = ({1'b0, in0[31:0]} + {1'b0, in1[31:0]} + {{32{1'b0}}, cin}); | |
979 | `endif | |
980 | ||
981 | endmodule | |
982 | module cl_dp1_add4_8x ( | |
983 | cin, | |
984 | in0, | |
985 | in1, | |
986 | out, | |
987 | cout | |
988 | ); | |
989 | input cin; | |
990 | input [3:0] in0; | |
991 | input [3:0] in1; | |
992 | output [3:0] out; | |
993 | output cout; | |
994 | ||
995 | `ifdef LIB | |
996 | assign {cout, out[3:0]} = ({1'b0, in0[3:0]} + {1'b0, in1[3:0]} + {{4{1'b0}}, cin}); | |
997 | `endif | |
998 | ||
999 | endmodule | |
1000 | module cl_dp1_add64_8x ( | |
1001 | cin, | |
1002 | in0, | |
1003 | in1, | |
1004 | out, | |
1005 | cout | |
1006 | ); | |
1007 | input cin; | |
1008 | input [63:0] in0; | |
1009 | input [63:0] in1; | |
1010 | output [63:0] out; | |
1011 | output cout; | |
1012 | ||
1013 | `ifdef LIB | |
1014 | assign {cout, out[63:0]} = ({1'b0, in0[63:0]} + {1'b0, in1[63:0]} + {{64{1'b0}}, cin}); | |
1015 | `endif | |
1016 | ||
1017 | endmodule | |
1018 | module cl_dp1_add8_8x ( | |
1019 | cin, | |
1020 | in0, | |
1021 | in1, | |
1022 | out, | |
1023 | cout | |
1024 | ); | |
1025 | input cin; | |
1026 | input [7:0] in0; | |
1027 | input [7:0] in1; | |
1028 | output [7:0] out; | |
1029 | output cout; | |
1030 | ||
1031 | `ifdef LIB | |
1032 | assign {cout, out[7:0]} = ({1'b0, in0[7:0]} + {1'b0, in1[7:0]} + {{8{1'b0}}, cin}); | |
1033 | `endif | |
1034 | ||
1035 | endmodule | |
1036 | ||
1037 | module cl_dp1_aomux2_1x ( | |
1038 | in0, | |
1039 | in1, | |
1040 | sel0, | |
1041 | sel1, | |
1042 | out | |
1043 | ); | |
1044 | input in0; | |
1045 | input in1; | |
1046 | input sel0; | |
1047 | input sel1; | |
1048 | output out; | |
1049 | ||
1050 | `ifdef LIB | |
1051 | assign out = ((sel0 & in0) | | |
1052 | (sel1 & in1)); | |
1053 | `endif | |
1054 | ||
1055 | ||
1056 | endmodule | |
1057 | module cl_dp1_aomux2_2x ( | |
1058 | in0, | |
1059 | in1, | |
1060 | sel0, | |
1061 | sel1, | |
1062 | out | |
1063 | ); | |
1064 | input in0; | |
1065 | input in1; | |
1066 | input sel0; | |
1067 | input sel1; | |
1068 | output out; | |
1069 | ||
1070 | `ifdef LIB | |
1071 | assign out = ((sel0 & in0) | | |
1072 | (sel1 & in1)); | |
1073 | `endif | |
1074 | ||
1075 | ||
1076 | endmodule | |
1077 | module cl_dp1_aomux2_4x ( | |
1078 | in0, | |
1079 | in1, | |
1080 | sel0, | |
1081 | sel1, | |
1082 | out | |
1083 | ); | |
1084 | input in0; | |
1085 | input in1; | |
1086 | input sel0; | |
1087 | input sel1; | |
1088 | output out; | |
1089 | ||
1090 | `ifdef LIB | |
1091 | assign out = ((sel0 & in0) | | |
1092 | (sel1 & in1)); | |
1093 | `endif | |
1094 | ||
1095 | ||
1096 | endmodule | |
1097 | module cl_dp1_aomux2_6x ( | |
1098 | in0, | |
1099 | in1, | |
1100 | sel0, | |
1101 | sel1, | |
1102 | out | |
1103 | ); | |
1104 | input in0; | |
1105 | input in1; | |
1106 | input sel0; | |
1107 | input sel1; | |
1108 | output out; | |
1109 | ||
1110 | `ifdef LIB | |
1111 | assign out = ((sel0 & in0) | | |
1112 | (sel1 & in1)); | |
1113 | `endif | |
1114 | ||
1115 | ||
1116 | endmodule | |
1117 | module cl_dp1_aomux2_8x ( | |
1118 | in0, | |
1119 | in1, | |
1120 | sel0, | |
1121 | sel1, | |
1122 | out | |
1123 | ); | |
1124 | input in0; | |
1125 | input in1; | |
1126 | input sel0; | |
1127 | input sel1; | |
1128 | output out; | |
1129 | ||
1130 | `ifdef LIB | |
1131 | assign out = ((sel0 & in0) | | |
1132 | (sel1 & in1)); | |
1133 | `endif | |
1134 | ||
1135 | ||
1136 | endmodule | |
1137 | ||
1138 | module cl_dp1_aomux3_1x ( | |
1139 | in0, | |
1140 | in1, | |
1141 | in2, | |
1142 | sel0, | |
1143 | sel1, | |
1144 | sel2, | |
1145 | out | |
1146 | ); | |
1147 | input in0; | |
1148 | input in1; | |
1149 | input in2; | |
1150 | input sel0; | |
1151 | input sel1; | |
1152 | input sel2; | |
1153 | output out; | |
1154 | ||
1155 | `ifdef LIB | |
1156 | assign out = ((sel0 & in0) | | |
1157 | (sel1 & in1) | | |
1158 | (sel2 & in2)); | |
1159 | `endif | |
1160 | ||
1161 | endmodule | |
1162 | module cl_dp1_aomux3_2x ( | |
1163 | in0, | |
1164 | in1, | |
1165 | in2, | |
1166 | sel0, | |
1167 | sel1, | |
1168 | sel2, | |
1169 | out | |
1170 | ); | |
1171 | input in0; | |
1172 | input in1; | |
1173 | input in2; | |
1174 | input sel0; | |
1175 | input sel1; | |
1176 | input sel2; | |
1177 | output out; | |
1178 | ||
1179 | `ifdef LIB | |
1180 | assign out = ((sel0 & in0) | | |
1181 | (sel1 & in1) | | |
1182 | (sel2 & in2)); | |
1183 | `endif | |
1184 | ||
1185 | endmodule | |
1186 | module cl_dp1_aomux3_4x ( | |
1187 | in0, | |
1188 | in1, | |
1189 | in2, | |
1190 | sel0, | |
1191 | sel1, | |
1192 | sel2, | |
1193 | out | |
1194 | ); | |
1195 | input in0; | |
1196 | input in1; | |
1197 | input in2; | |
1198 | input sel0; | |
1199 | input sel1; | |
1200 | input sel2; | |
1201 | output out; | |
1202 | ||
1203 | `ifdef LIB | |
1204 | assign out = ((sel0 & in0) | | |
1205 | (sel1 & in1) | | |
1206 | (sel2 & in2)); | |
1207 | `endif | |
1208 | ||
1209 | endmodule | |
1210 | module cl_dp1_aomux3_6x ( | |
1211 | in0, | |
1212 | in1, | |
1213 | in2, | |
1214 | sel0, | |
1215 | sel1, | |
1216 | sel2, | |
1217 | out | |
1218 | ); | |
1219 | input in0; | |
1220 | input in1; | |
1221 | input in2; | |
1222 | input sel0; | |
1223 | input sel1; | |
1224 | input sel2; | |
1225 | output out; | |
1226 | ||
1227 | `ifdef LIB | |
1228 | assign out = ((sel0 & in0) | | |
1229 | (sel1 & in1) | | |
1230 | (sel2 & in2)); | |
1231 | `endif | |
1232 | ||
1233 | endmodule | |
1234 | module cl_dp1_aomux3_8x ( | |
1235 | in0, | |
1236 | in1, | |
1237 | in2, | |
1238 | sel0, | |
1239 | sel1, | |
1240 | sel2, | |
1241 | out | |
1242 | ); | |
1243 | input in0; | |
1244 | input in1; | |
1245 | input in2; | |
1246 | input sel0; | |
1247 | input sel1; | |
1248 | input sel2; | |
1249 | output out; | |
1250 | ||
1251 | `ifdef LIB | |
1252 | assign out = ((sel0 & in0) | | |
1253 | (sel1 & in1) | | |
1254 | (sel2 & in2)); | |
1255 | `endif | |
1256 | ||
1257 | endmodule | |
1258 | ||
1259 | module cl_dp1_aomux4_1x ( | |
1260 | in0, | |
1261 | in1, | |
1262 | in2, | |
1263 | in3, | |
1264 | sel0, | |
1265 | sel1, | |
1266 | sel2, | |
1267 | sel3, | |
1268 | out | |
1269 | ); | |
1270 | input in0; | |
1271 | input in1; | |
1272 | input in2; | |
1273 | input in3; | |
1274 | input sel0; | |
1275 | input sel1; | |
1276 | input sel2; | |
1277 | input sel3; | |
1278 | output out; | |
1279 | ||
1280 | `ifdef LIB | |
1281 | assign out = ((sel0 & in0) | | |
1282 | (sel1 & in1) | | |
1283 | (sel2 & in2) | | |
1284 | (sel3 & in3)); | |
1285 | `endif | |
1286 | ||
1287 | endmodule | |
1288 | module cl_dp1_aomux4_2x ( | |
1289 | in0, | |
1290 | in1, | |
1291 | in2, | |
1292 | in3, | |
1293 | sel0, | |
1294 | sel1, | |
1295 | sel2, | |
1296 | sel3, | |
1297 | out | |
1298 | ); | |
1299 | input in0; | |
1300 | input in1; | |
1301 | input in2; | |
1302 | input in3; | |
1303 | input sel0; | |
1304 | input sel1; | |
1305 | input sel2; | |
1306 | input sel3; | |
1307 | output out; | |
1308 | ||
1309 | `ifdef LIB | |
1310 | assign out = ((sel0 & in0) | | |
1311 | (sel1 & in1) | | |
1312 | (sel2 & in2) | | |
1313 | (sel3 & in3)); | |
1314 | `endif | |
1315 | ||
1316 | endmodule | |
1317 | module cl_dp1_aomux4_4x ( | |
1318 | in0, | |
1319 | in1, | |
1320 | in2, | |
1321 | in3, | |
1322 | sel0, | |
1323 | sel1, | |
1324 | sel2, | |
1325 | sel3, | |
1326 | out | |
1327 | ); | |
1328 | input in0; | |
1329 | input in1; | |
1330 | input in2; | |
1331 | input in3; | |
1332 | input sel0; | |
1333 | input sel1; | |
1334 | input sel2; | |
1335 | input sel3; | |
1336 | output out; | |
1337 | ||
1338 | `ifdef LIB | |
1339 | assign out = ((sel0 & in0) | | |
1340 | (sel1 & in1) | | |
1341 | (sel2 & in2) | | |
1342 | (sel3 & in3)); | |
1343 | `endif | |
1344 | ||
1345 | endmodule | |
1346 | module cl_dp1_aomux4_6x ( | |
1347 | in0, | |
1348 | in1, | |
1349 | in2, | |
1350 | in3, | |
1351 | sel0, | |
1352 | sel1, | |
1353 | sel2, | |
1354 | sel3, | |
1355 | out | |
1356 | ); | |
1357 | input in0; | |
1358 | input in1; | |
1359 | input in2; | |
1360 | input in3; | |
1361 | input sel0; | |
1362 | input sel1; | |
1363 | input sel2; | |
1364 | input sel3; | |
1365 | output out; | |
1366 | ||
1367 | `ifdef LIB | |
1368 | assign out = ((sel0 & in0) | | |
1369 | (sel1 & in1) | | |
1370 | (sel2 & in2) | | |
1371 | (sel3 & in3)); | |
1372 | `endif | |
1373 | ||
1374 | endmodule | |
1375 | module cl_dp1_aomux4_8x ( | |
1376 | in0, | |
1377 | in1, | |
1378 | in2, | |
1379 | in3, | |
1380 | sel0, | |
1381 | sel1, | |
1382 | sel2, | |
1383 | sel3, | |
1384 | out | |
1385 | ); | |
1386 | input in0; | |
1387 | input in1; | |
1388 | input in2; | |
1389 | input in3; | |
1390 | input sel0; | |
1391 | input sel1; | |
1392 | input sel2; | |
1393 | input sel3; | |
1394 | output out; | |
1395 | ||
1396 | `ifdef LIB | |
1397 | assign out = ((sel0 & in0) | | |
1398 | (sel1 & in1) | | |
1399 | (sel2 & in2) | | |
1400 | (sel3 & in3)); | |
1401 | `endif | |
1402 | ||
1403 | endmodule | |
1404 | ||
1405 | module cl_dp1_aomux5_1x ( | |
1406 | in0, | |
1407 | in1, | |
1408 | in2, | |
1409 | in3, | |
1410 | in4, | |
1411 | sel0, | |
1412 | sel1, | |
1413 | sel2, | |
1414 | sel3, | |
1415 | sel4, | |
1416 | out | |
1417 | ); | |
1418 | input in0; | |
1419 | input in1; | |
1420 | input in2; | |
1421 | input in3; | |
1422 | input in4; | |
1423 | input sel0; | |
1424 | input sel1; | |
1425 | input sel2; | |
1426 | input sel3; | |
1427 | input sel4; | |
1428 | output out; | |
1429 | ||
1430 | `ifdef LIB | |
1431 | assign out = ((sel0 & in0) | | |
1432 | (sel1 & in1) | | |
1433 | (sel2 & in2) | | |
1434 | (sel3 & in3) | | |
1435 | (sel4 & in4)); | |
1436 | `endif | |
1437 | ||
1438 | endmodule | |
1439 | module cl_dp1_aomux5_2x ( | |
1440 | in0, | |
1441 | in1, | |
1442 | in2, | |
1443 | in3, | |
1444 | in4, | |
1445 | sel0, | |
1446 | sel1, | |
1447 | sel2, | |
1448 | sel3, | |
1449 | sel4, | |
1450 | out | |
1451 | ); | |
1452 | input in0; | |
1453 | input in1; | |
1454 | input in2; | |
1455 | input in3; | |
1456 | input in4; | |
1457 | input sel0; | |
1458 | input sel1; | |
1459 | input sel2; | |
1460 | input sel3; | |
1461 | input sel4; | |
1462 | output out; | |
1463 | ||
1464 | `ifdef LIB | |
1465 | assign out = ((sel0 & in0) | | |
1466 | (sel1 & in1) | | |
1467 | (sel2 & in2) | | |
1468 | (sel3 & in3) | | |
1469 | (sel4 & in4)); | |
1470 | `endif | |
1471 | ||
1472 | endmodule | |
1473 | module cl_dp1_aomux5_4x ( | |
1474 | in0, | |
1475 | in1, | |
1476 | in2, | |
1477 | in3, | |
1478 | in4, | |
1479 | sel0, | |
1480 | sel1, | |
1481 | sel2, | |
1482 | sel3, | |
1483 | sel4, | |
1484 | out | |
1485 | ); | |
1486 | input in0; | |
1487 | input in1; | |
1488 | input in2; | |
1489 | input in3; | |
1490 | input in4; | |
1491 | input sel0; | |
1492 | input sel1; | |
1493 | input sel2; | |
1494 | input sel3; | |
1495 | input sel4; | |
1496 | output out; | |
1497 | ||
1498 | `ifdef LIB | |
1499 | assign out = ((sel0 & in0) | | |
1500 | (sel1 & in1) | | |
1501 | (sel2 & in2) | | |
1502 | (sel3 & in3) | | |
1503 | (sel4 & in4)); | |
1504 | `endif | |
1505 | ||
1506 | endmodule | |
1507 | module cl_dp1_aomux5_6x ( | |
1508 | in0, | |
1509 | in1, | |
1510 | in2, | |
1511 | in3, | |
1512 | in4, | |
1513 | sel0, | |
1514 | sel1, | |
1515 | sel2, | |
1516 | sel3, | |
1517 | sel4, | |
1518 | out | |
1519 | ); | |
1520 | input in0; | |
1521 | input in1; | |
1522 | input in2; | |
1523 | input in3; | |
1524 | input in4; | |
1525 | input sel0; | |
1526 | input sel1; | |
1527 | input sel2; | |
1528 | input sel3; | |
1529 | input sel4; | |
1530 | output out; | |
1531 | ||
1532 | `ifdef LIB | |
1533 | assign out = ((sel0 & in0) | | |
1534 | (sel1 & in1) | | |
1535 | (sel2 & in2) | | |
1536 | (sel3 & in3) | | |
1537 | (sel4 & in4)); | |
1538 | `endif | |
1539 | ||
1540 | endmodule | |
1541 | module cl_dp1_aomux5_8x ( | |
1542 | in0, | |
1543 | in1, | |
1544 | in2, | |
1545 | in3, | |
1546 | in4, | |
1547 | sel0, | |
1548 | sel1, | |
1549 | sel2, | |
1550 | sel3, | |
1551 | sel4, | |
1552 | out | |
1553 | ); | |
1554 | input in0; | |
1555 | input in1; | |
1556 | input in2; | |
1557 | input in3; | |
1558 | input in4; | |
1559 | input sel0; | |
1560 | input sel1; | |
1561 | input sel2; | |
1562 | input sel3; | |
1563 | input sel4; | |
1564 | output out; | |
1565 | ||
1566 | `ifdef LIB | |
1567 | assign out = ((sel0 & in0) | | |
1568 | (sel1 & in1) | | |
1569 | (sel2 & in2) | | |
1570 | (sel3 & in3) | | |
1571 | (sel4 & in4)); | |
1572 | `endif | |
1573 | ||
1574 | endmodule | |
1575 | ||
1576 | module cl_dp1_aomux6_1x ( | |
1577 | in0, | |
1578 | in1, | |
1579 | in2, | |
1580 | in3, | |
1581 | in4, | |
1582 | in5, | |
1583 | sel0, | |
1584 | sel1, | |
1585 | sel2, | |
1586 | sel3, | |
1587 | sel4, | |
1588 | sel5, | |
1589 | out | |
1590 | ); | |
1591 | input in0; | |
1592 | input in1; | |
1593 | input in2; | |
1594 | input in3; | |
1595 | input in4; | |
1596 | input in5; | |
1597 | input sel0; | |
1598 | input sel1; | |
1599 | input sel2; | |
1600 | input sel3; | |
1601 | input sel4; | |
1602 | input sel5; | |
1603 | output out; | |
1604 | ||
1605 | `ifdef LIB | |
1606 | assign out = ((sel0 & in0) | | |
1607 | (sel1 & in1) | | |
1608 | (sel2 & in2) | | |
1609 | (sel3 & in3) | | |
1610 | (sel4 & in4) | | |
1611 | (sel5 & in5)); | |
1612 | `endif | |
1613 | ||
1614 | endmodule | |
1615 | module cl_dp1_aomux6_2x ( | |
1616 | in0, | |
1617 | in1, | |
1618 | in2, | |
1619 | in3, | |
1620 | in4, | |
1621 | in5, | |
1622 | sel0, | |
1623 | sel1, | |
1624 | sel2, | |
1625 | sel3, | |
1626 | sel4, | |
1627 | sel5, | |
1628 | out | |
1629 | ); | |
1630 | input in0; | |
1631 | input in1; | |
1632 | input in2; | |
1633 | input in3; | |
1634 | input in4; | |
1635 | input in5; | |
1636 | input sel0; | |
1637 | input sel1; | |
1638 | input sel2; | |
1639 | input sel3; | |
1640 | input sel4; | |
1641 | input sel5; | |
1642 | output out; | |
1643 | ||
1644 | `ifdef LIB | |
1645 | assign out = ((sel0 & in0) | | |
1646 | (sel1 & in1) | | |
1647 | (sel2 & in2) | | |
1648 | (sel3 & in3) | | |
1649 | (sel4 & in4) | | |
1650 | (sel5 & in5)); | |
1651 | `endif | |
1652 | ||
1653 | endmodule | |
1654 | module cl_dp1_aomux6_4x ( | |
1655 | in0, | |
1656 | in1, | |
1657 | in2, | |
1658 | in3, | |
1659 | in4, | |
1660 | in5, | |
1661 | sel0, | |
1662 | sel1, | |
1663 | sel2, | |
1664 | sel3, | |
1665 | sel4, | |
1666 | sel5, | |
1667 | out | |
1668 | ); | |
1669 | input in0; | |
1670 | input in1; | |
1671 | input in2; | |
1672 | input in3; | |
1673 | input in4; | |
1674 | input in5; | |
1675 | input sel0; | |
1676 | input sel1; | |
1677 | input sel2; | |
1678 | input sel3; | |
1679 | input sel4; | |
1680 | input sel5; | |
1681 | output out; | |
1682 | ||
1683 | `ifdef LIB | |
1684 | assign out = ((sel0 & in0) | | |
1685 | (sel1 & in1) | | |
1686 | (sel2 & in2) | | |
1687 | (sel3 & in3) | | |
1688 | (sel4 & in4) | | |
1689 | (sel5 & in5)); | |
1690 | `endif | |
1691 | ||
1692 | endmodule | |
1693 | module cl_dp1_aomux6_6x ( | |
1694 | in0, | |
1695 | in1, | |
1696 | in2, | |
1697 | in3, | |
1698 | in4, | |
1699 | in5, | |
1700 | sel0, | |
1701 | sel1, | |
1702 | sel2, | |
1703 | sel3, | |
1704 | sel4, | |
1705 | sel5, | |
1706 | out | |
1707 | ); | |
1708 | input in0; | |
1709 | input in1; | |
1710 | input in2; | |
1711 | input in3; | |
1712 | input in4; | |
1713 | input in5; | |
1714 | input sel0; | |
1715 | input sel1; | |
1716 | input sel2; | |
1717 | input sel3; | |
1718 | input sel4; | |
1719 | input sel5; | |
1720 | output out; | |
1721 | ||
1722 | `ifdef LIB | |
1723 | assign out = ((sel0 & in0) | | |
1724 | (sel1 & in1) | | |
1725 | (sel2 & in2) | | |
1726 | (sel3 & in3) | | |
1727 | (sel4 & in4) | | |
1728 | (sel5 & in5)); | |
1729 | `endif | |
1730 | ||
1731 | endmodule | |
1732 | module cl_dp1_aomux6_8x ( | |
1733 | in0, | |
1734 | in1, | |
1735 | in2, | |
1736 | in3, | |
1737 | in4, | |
1738 | in5, | |
1739 | sel0, | |
1740 | sel1, | |
1741 | sel2, | |
1742 | sel3, | |
1743 | sel4, | |
1744 | sel5, | |
1745 | out | |
1746 | ); | |
1747 | input in0; | |
1748 | input in1; | |
1749 | input in2; | |
1750 | input in3; | |
1751 | input in4; | |
1752 | input in5; | |
1753 | input sel0; | |
1754 | input sel1; | |
1755 | input sel2; | |
1756 | input sel3; | |
1757 | input sel4; | |
1758 | input sel5; | |
1759 | output out; | |
1760 | ||
1761 | `ifdef LIB | |
1762 | assign out = ((sel0 & in0) | | |
1763 | (sel1 & in1) | | |
1764 | (sel2 & in2) | | |
1765 | (sel3 & in3) | | |
1766 | (sel4 & in4) | | |
1767 | (sel5 & in5)); | |
1768 | `endif | |
1769 | ||
1770 | endmodule | |
1771 | ||
1772 | module cl_dp1_aomux7_1x ( | |
1773 | in0, | |
1774 | in1, | |
1775 | in2, | |
1776 | in3, | |
1777 | in4, | |
1778 | in5, | |
1779 | in6, | |
1780 | sel0, | |
1781 | sel1, | |
1782 | sel2, | |
1783 | sel3, | |
1784 | sel4, | |
1785 | sel5, | |
1786 | sel6, | |
1787 | out | |
1788 | ); | |
1789 | input in0; | |
1790 | input in1; | |
1791 | input in2; | |
1792 | input in3; | |
1793 | input in4; | |
1794 | input in5; | |
1795 | input in6; | |
1796 | input sel0; | |
1797 | input sel1; | |
1798 | input sel2; | |
1799 | input sel3; | |
1800 | input sel4; | |
1801 | input sel5; | |
1802 | input sel6; | |
1803 | output out; | |
1804 | ||
1805 | `ifdef LIB | |
1806 | assign out = ((sel0 & in0) | | |
1807 | (sel1 & in1) | | |
1808 | (sel2 & in2) | | |
1809 | (sel3 & in3) | | |
1810 | (sel4 & in4) | | |
1811 | (sel5 & in5) | | |
1812 | (sel6 & in6)); | |
1813 | `endif | |
1814 | ||
1815 | endmodule | |
1816 | module cl_dp1_aomux7_2x ( | |
1817 | in0, | |
1818 | in1, | |
1819 | in2, | |
1820 | in3, | |
1821 | in4, | |
1822 | in5, | |
1823 | in6, | |
1824 | sel0, | |
1825 | sel1, | |
1826 | sel2, | |
1827 | sel3, | |
1828 | sel4, | |
1829 | sel5, | |
1830 | sel6, | |
1831 | out | |
1832 | ); | |
1833 | input in0; | |
1834 | input in1; | |
1835 | input in2; | |
1836 | input in3; | |
1837 | input in4; | |
1838 | input in5; | |
1839 | input in6; | |
1840 | input sel0; | |
1841 | input sel1; | |
1842 | input sel2; | |
1843 | input sel3; | |
1844 | input sel4; | |
1845 | input sel5; | |
1846 | input sel6; | |
1847 | output out; | |
1848 | ||
1849 | `ifdef LIB | |
1850 | assign out = ((sel0 & in0) | | |
1851 | (sel1 & in1) | | |
1852 | (sel2 & in2) | | |
1853 | (sel3 & in3) | | |
1854 | (sel4 & in4) | | |
1855 | (sel5 & in5) | | |
1856 | (sel6 & in6)); | |
1857 | `endif | |
1858 | ||
1859 | endmodule | |
1860 | module cl_dp1_aomux7_4x ( | |
1861 | in0, | |
1862 | in1, | |
1863 | in2, | |
1864 | in3, | |
1865 | in4, | |
1866 | in5, | |
1867 | in6, | |
1868 | sel0, | |
1869 | sel1, | |
1870 | sel2, | |
1871 | sel3, | |
1872 | sel4, | |
1873 | sel5, | |
1874 | sel6, | |
1875 | out | |
1876 | ); | |
1877 | input in0; | |
1878 | input in1; | |
1879 | input in2; | |
1880 | input in3; | |
1881 | input in4; | |
1882 | input in5; | |
1883 | input in6; | |
1884 | input sel0; | |
1885 | input sel1; | |
1886 | input sel2; | |
1887 | input sel3; | |
1888 | input sel4; | |
1889 | input sel5; | |
1890 | input sel6; | |
1891 | output out; | |
1892 | ||
1893 | `ifdef LIB | |
1894 | assign out = ((sel0 & in0) | | |
1895 | (sel1 & in1) | | |
1896 | (sel2 & in2) | | |
1897 | (sel3 & in3) | | |
1898 | (sel4 & in4) | | |
1899 | (sel5 & in5) | | |
1900 | (sel6 & in6)); | |
1901 | `endif | |
1902 | ||
1903 | endmodule | |
1904 | module cl_dp1_aomux7_6x ( | |
1905 | in0, | |
1906 | in1, | |
1907 | in2, | |
1908 | in3, | |
1909 | in4, | |
1910 | in5, | |
1911 | in6, | |
1912 | sel0, | |
1913 | sel1, | |
1914 | sel2, | |
1915 | sel3, | |
1916 | sel4, | |
1917 | sel5, | |
1918 | sel6, | |
1919 | out | |
1920 | ); | |
1921 | input in0; | |
1922 | input in1; | |
1923 | input in2; | |
1924 | input in3; | |
1925 | input in4; | |
1926 | input in5; | |
1927 | input in6; | |
1928 | input sel0; | |
1929 | input sel1; | |
1930 | input sel2; | |
1931 | input sel3; | |
1932 | input sel4; | |
1933 | input sel5; | |
1934 | input sel6; | |
1935 | output out; | |
1936 | ||
1937 | `ifdef LIB | |
1938 | assign out = ((sel0 & in0) | | |
1939 | (sel1 & in1) | | |
1940 | (sel2 & in2) | | |
1941 | (sel3 & in3) | | |
1942 | (sel4 & in4) | | |
1943 | (sel5 & in5) | | |
1944 | (sel6 & in6)); | |
1945 | `endif | |
1946 | ||
1947 | endmodule | |
1948 | module cl_dp1_aomux7_8x ( | |
1949 | in0, | |
1950 | in1, | |
1951 | in2, | |
1952 | in3, | |
1953 | in4, | |
1954 | in5, | |
1955 | in6, | |
1956 | sel0, | |
1957 | sel1, | |
1958 | sel2, | |
1959 | sel3, | |
1960 | sel4, | |
1961 | sel5, | |
1962 | sel6, | |
1963 | out | |
1964 | ); | |
1965 | input in0; | |
1966 | input in1; | |
1967 | input in2; | |
1968 | input in3; | |
1969 | input in4; | |
1970 | input in5; | |
1971 | input in6; | |
1972 | input sel0; | |
1973 | input sel1; | |
1974 | input sel2; | |
1975 | input sel3; | |
1976 | input sel4; | |
1977 | input sel5; | |
1978 | input sel6; | |
1979 | output out; | |
1980 | ||
1981 | `ifdef LIB | |
1982 | assign out = ((sel0 & in0) | | |
1983 | (sel1 & in1) | | |
1984 | (sel2 & in2) | | |
1985 | (sel3 & in3) | | |
1986 | (sel4 & in4) | | |
1987 | (sel5 & in5) | | |
1988 | (sel6 & in6)); | |
1989 | `endif | |
1990 | ||
1991 | endmodule | |
1992 | ||
1993 | module cl_dp1_aomux8_1x ( | |
1994 | in0, | |
1995 | in1, | |
1996 | in2, | |
1997 | in3, | |
1998 | in4, | |
1999 | in5, | |
2000 | in6, | |
2001 | in7, | |
2002 | sel0, | |
2003 | sel1, | |
2004 | sel2, | |
2005 | sel3, | |
2006 | sel4, | |
2007 | sel5, | |
2008 | sel6, | |
2009 | sel7, | |
2010 | out | |
2011 | ); | |
2012 | input in0; | |
2013 | input in1; | |
2014 | input in2; | |
2015 | input in3; | |
2016 | input in4; | |
2017 | input in5; | |
2018 | input in6; | |
2019 | input in7; | |
2020 | input sel0; | |
2021 | input sel1; | |
2022 | input sel2; | |
2023 | input sel3; | |
2024 | input sel4; | |
2025 | input sel5; | |
2026 | input sel6; | |
2027 | input sel7; | |
2028 | output out; | |
2029 | ||
2030 | `ifdef LIB | |
2031 | assign out = ((sel0 & in0) | | |
2032 | (sel1 & in1) | | |
2033 | (sel2 & in2) | | |
2034 | (sel3 & in3) | | |
2035 | (sel4 & in4) | | |
2036 | (sel5 & in5) | | |
2037 | (sel6 & in6) | | |
2038 | (sel7 & in7)); | |
2039 | `endif | |
2040 | ||
2041 | ||
2042 | endmodule | |
2043 | module cl_dp1_aomux8_2x ( | |
2044 | in0, | |
2045 | in1, | |
2046 | in2, | |
2047 | in3, | |
2048 | in4, | |
2049 | in5, | |
2050 | in6, | |
2051 | in7, | |
2052 | sel0, | |
2053 | sel1, | |
2054 | sel2, | |
2055 | sel3, | |
2056 | sel4, | |
2057 | sel5, | |
2058 | sel6, | |
2059 | sel7, | |
2060 | out | |
2061 | ); | |
2062 | input in0; | |
2063 | input in1; | |
2064 | input in2; | |
2065 | input in3; | |
2066 | input in4; | |
2067 | input in5; | |
2068 | input in6; | |
2069 | input in7; | |
2070 | input sel0; | |
2071 | input sel1; | |
2072 | input sel2; | |
2073 | input sel3; | |
2074 | input sel4; | |
2075 | input sel5; | |
2076 | input sel6; | |
2077 | input sel7; | |
2078 | output out; | |
2079 | ||
2080 | `ifdef LIB | |
2081 | assign out = ((sel0 & in0) | | |
2082 | (sel1 & in1) | | |
2083 | (sel2 & in2) | | |
2084 | (sel3 & in3) | | |
2085 | (sel4 & in4) | | |
2086 | (sel5 & in5) | | |
2087 | (sel6 & in6) | | |
2088 | (sel7 & in7)); | |
2089 | `endif | |
2090 | ||
2091 | ||
2092 | endmodule | |
2093 | module cl_dp1_aomux8_4x ( | |
2094 | in0, | |
2095 | in1, | |
2096 | in2, | |
2097 | in3, | |
2098 | in4, | |
2099 | in5, | |
2100 | in6, | |
2101 | in7, | |
2102 | sel0, | |
2103 | sel1, | |
2104 | sel2, | |
2105 | sel3, | |
2106 | sel4, | |
2107 | sel5, | |
2108 | sel6, | |
2109 | sel7, | |
2110 | out | |
2111 | ); | |
2112 | input in0; | |
2113 | input in1; | |
2114 | input in2; | |
2115 | input in3; | |
2116 | input in4; | |
2117 | input in5; | |
2118 | input in6; | |
2119 | input in7; | |
2120 | input sel0; | |
2121 | input sel1; | |
2122 | input sel2; | |
2123 | input sel3; | |
2124 | input sel4; | |
2125 | input sel5; | |
2126 | input sel6; | |
2127 | input sel7; | |
2128 | output out; | |
2129 | ||
2130 | `ifdef LIB | |
2131 | assign out = ((sel0 & in0) | | |
2132 | (sel1 & in1) | | |
2133 | (sel2 & in2) | | |
2134 | (sel3 & in3) | | |
2135 | (sel4 & in4) | | |
2136 | (sel5 & in5) | | |
2137 | (sel6 & in6) | | |
2138 | (sel7 & in7)); | |
2139 | `endif | |
2140 | ||
2141 | ||
2142 | endmodule | |
2143 | module cl_dp1_aomux8_6x ( | |
2144 | in0, | |
2145 | in1, | |
2146 | in2, | |
2147 | in3, | |
2148 | in4, | |
2149 | in5, | |
2150 | in6, | |
2151 | in7, | |
2152 | sel0, | |
2153 | sel1, | |
2154 | sel2, | |
2155 | sel3, | |
2156 | sel4, | |
2157 | sel5, | |
2158 | sel6, | |
2159 | sel7, | |
2160 | out | |
2161 | ); | |
2162 | input in0; | |
2163 | input in1; | |
2164 | input in2; | |
2165 | input in3; | |
2166 | input in4; | |
2167 | input in5; | |
2168 | input in6; | |
2169 | input in7; | |
2170 | input sel0; | |
2171 | input sel1; | |
2172 | input sel2; | |
2173 | input sel3; | |
2174 | input sel4; | |
2175 | input sel5; | |
2176 | input sel6; | |
2177 | input sel7; | |
2178 | output out; | |
2179 | ||
2180 | `ifdef LIB | |
2181 | assign out = ((sel0 & in0) | | |
2182 | (sel1 & in1) | | |
2183 | (sel2 & in2) | | |
2184 | (sel3 & in3) | | |
2185 | (sel4 & in4) | | |
2186 | (sel5 & in5) | | |
2187 | (sel6 & in6) | | |
2188 | (sel7 & in7)); | |
2189 | `endif | |
2190 | ||
2191 | ||
2192 | endmodule | |
2193 | module cl_dp1_aomux8_8x ( | |
2194 | in0, | |
2195 | in1, | |
2196 | in2, | |
2197 | in3, | |
2198 | in4, | |
2199 | in5, | |
2200 | in6, | |
2201 | in7, | |
2202 | sel0, | |
2203 | sel1, | |
2204 | sel2, | |
2205 | sel3, | |
2206 | sel4, | |
2207 | sel5, | |
2208 | sel6, | |
2209 | sel7, | |
2210 | out | |
2211 | ); | |
2212 | input in0; | |
2213 | input in1; | |
2214 | input in2; | |
2215 | input in3; | |
2216 | input in4; | |
2217 | input in5; | |
2218 | input in6; | |
2219 | input in7; | |
2220 | input sel0; | |
2221 | input sel1; | |
2222 | input sel2; | |
2223 | input sel3; | |
2224 | input sel4; | |
2225 | input sel5; | |
2226 | input sel6; | |
2227 | input sel7; | |
2228 | output out; | |
2229 | ||
2230 | `ifdef LIB | |
2231 | assign out = ((sel0 & in0) | | |
2232 | (sel1 & in1) | | |
2233 | (sel2 & in2) | | |
2234 | (sel3 & in3) | | |
2235 | (sel4 & in4) | | |
2236 | (sel5 & in5) | | |
2237 | (sel6 & in6) | | |
2238 | (sel7 & in7)); | |
2239 | `endif | |
2240 | ||
2241 | ||
2242 | endmodule | |
2243 | module cl_dp1_boothenc_4x ( | |
2244 | din, | |
2245 | xr_mode, | |
2246 | dout, | |
2247 | pout, | |
2248 | hout | |
2249 | ); | |
2250 | ||
2251 | input [2:0] din; | |
2252 | ||
2253 | input xr_mode; | |
2254 | ||
2255 | output [4:0] dout; | |
2256 | ||
2257 | output pout; | |
2258 | ||
2259 | output hout; | |
2260 | `ifdef LIB | |
2261 | assign dout[0] = (~xr_mode & ~din[2] & ~din[1] & din[0]) | // +1 | |
2262 | (~xr_mode & ~din[2] & din[1] & ~din[0]) | | |
2263 | ( xr_mode & ~din[2] & din[1] ); | |
2264 | ||
2265 | assign dout[1] = (~xr_mode & ~din[2] & din[1] & din[0]) | // +2 | |
2266 | ( xr_mode & din[2] & ~din[1] ); | |
2267 | ||
2268 | assign dout[2] = (~xr_mode & din[2] & ~din[1] & ~din[0]); // -2 | |
2269 | ||
2270 | assign dout[3] = (~xr_mode & din[2] & ~din[1] & din[0]) | // -1 | |
2271 | (~xr_mode & din[2] & din[1] & ~din[0]); | |
2272 | ||
2273 | assign dout[4] = ( xr_mode & din[2] & din[1] ); // +3 | |
2274 | ||
2275 | ||
2276 | assign pout = (~xr_mode & ~din[2] ) | // P | |
2277 | (~xr_mode & din[1] & din[0]); | |
2278 | ||
2279 | assign hout = (~xr_mode & din[2] & ~din[1] ) | // H | |
2280 | (~xr_mode & din[2] & ~din[0]); | |
2281 | ||
2282 | `endif | |
2283 | ||
2284 | ||
2285 | ||
2286 | endmodule | |
2287 | ||
2288 | module cl_dp1_boothenc_8x ( | |
2289 | din, | |
2290 | xr_mode, | |
2291 | dout, | |
2292 | pout, | |
2293 | hout | |
2294 | ); | |
2295 | ||
2296 | input [2:0] din; | |
2297 | ||
2298 | input xr_mode; | |
2299 | ||
2300 | output [4:0] dout; | |
2301 | ||
2302 | output pout; | |
2303 | ||
2304 | output hout; | |
2305 | `ifdef LIB | |
2306 | assign dout[0] = (~xr_mode & ~din[2] & ~din[1] & din[0]) | // +1 | |
2307 | (~xr_mode & ~din[2] & din[1] & ~din[0]) | | |
2308 | ( xr_mode & ~din[2] & din[1] ); | |
2309 | ||
2310 | assign dout[1] = (~xr_mode & ~din[2] & din[1] & din[0]) | // +2 | |
2311 | ( xr_mode & din[2] & ~din[1] ); | |
2312 | ||
2313 | assign dout[2] = (~xr_mode & din[2] & ~din[1] & ~din[0]); // -2 | |
2314 | ||
2315 | assign dout[3] = (~xr_mode & din[2] & ~din[1] & din[0]) | // -1 | |
2316 | (~xr_mode & din[2] & din[1] & ~din[0]); | |
2317 | ||
2318 | assign dout[4] = ( xr_mode & din[2] & din[1] ); // +3 | |
2319 | ||
2320 | ||
2321 | assign pout = (~xr_mode & ~din[2] ) | // P | |
2322 | (~xr_mode & din[1] & din[0]); | |
2323 | ||
2324 | assign hout = (~xr_mode & din[2] & ~din[1] ) | // H | |
2325 | (~xr_mode & din[2] & ~din[0]); | |
2326 | ||
2327 | `endif | |
2328 | ||
2329 | ||
2330 | ||
2331 | endmodule | |
2332 | ||
2333 | module cl_dp1_cmpr12_8x ( | |
2334 | in0, | |
2335 | in1, | |
2336 | out | |
2337 | ); | |
2338 | input [11:0] in0; | |
2339 | input [11:0] in1; | |
2340 | output out; | |
2341 | ||
2342 | `ifdef LIB | |
2343 | assign out = (in0[11:0] == in1[11:0]); | |
2344 | `endif | |
2345 | ||
2346 | endmodule | |
2347 | module cl_dp1_cmpr16_8x ( | |
2348 | in0, | |
2349 | in1, | |
2350 | out | |
2351 | ); | |
2352 | input [15:0] in0; | |
2353 | input [15:0] in1; | |
2354 | output out; | |
2355 | ||
2356 | `ifdef LIB | |
2357 | assign out = (in0[15:0] == in1[15:0]); | |
2358 | `endif | |
2359 | ||
2360 | endmodule | |
2361 | module cl_dp1_cmpr32_8x ( | |
2362 | in0, | |
2363 | in1, | |
2364 | out | |
2365 | ); | |
2366 | input [31:0] in0; | |
2367 | input [31:0] in1; | |
2368 | output out; | |
2369 | ||
2370 | `ifdef LIB | |
2371 | assign out = (in0[31:0] == in1[31:0]); | |
2372 | `endif | |
2373 | ||
2374 | endmodule | |
2375 | module cl_dp1_cmpr4_8x ( | |
2376 | in0, | |
2377 | in1, | |
2378 | out | |
2379 | ); | |
2380 | input [3:0] in0; | |
2381 | input [3:0] in1; | |
2382 | output out; | |
2383 | ||
2384 | `ifdef LIB | |
2385 | assign out = (in0[3:0] == in1[3:0]); | |
2386 | `endif | |
2387 | ||
2388 | endmodule | |
2389 | module cl_dp1_cmpr64_8x ( | |
2390 | in0, | |
2391 | in1, | |
2392 | out | |
2393 | ); | |
2394 | input [63:0] in0; | |
2395 | input [63:0] in1; | |
2396 | output out; | |
2397 | ||
2398 | `ifdef LIB | |
2399 | assign out = (in0[63:0] == in1[63:0]); | |
2400 | `endif | |
2401 | ||
2402 | endmodule | |
2403 | module cl_dp1_cmpr8_8x ( | |
2404 | in0, | |
2405 | in1, | |
2406 | out | |
2407 | ); | |
2408 | input [7:0] in0; | |
2409 | input [7:0] in1; | |
2410 | output out; | |
2411 | ||
2412 | `ifdef LIB | |
2413 | assign out = (in0[7:0] == in1[7:0]); | |
2414 | `endif | |
2415 | ||
2416 | endmodule | |
2417 | module cl_dp1_incr12_8x ( | |
2418 | cin, | |
2419 | in0, | |
2420 | out, | |
2421 | cout | |
2422 | ); | |
2423 | input cin; | |
2424 | input [11:0] in0; | |
2425 | output [11:0] out; | |
2426 | output cout; | |
2427 | ||
2428 | `ifdef LIB | |
2429 | assign {cout, out[11:0]} = {1'b0, in0[11:0]} + {12'b0, cin}; | |
2430 | `endif | |
2431 | ||
2432 | endmodule | |
2433 | module cl_dp1_incr16_8x ( | |
2434 | cin, | |
2435 | in0, | |
2436 | out, | |
2437 | cout | |
2438 | ); | |
2439 | input cin; | |
2440 | input [15:0] in0; | |
2441 | output [15:0] out; | |
2442 | output cout; | |
2443 | ||
2444 | `ifdef LIB | |
2445 | assign {cout, out[15:0]} = {1'b0, in0[15:0]} + {16'b0, cin}; | |
2446 | `endif | |
2447 | ||
2448 | endmodule | |
2449 | module cl_dp1_incr32_8x ( | |
2450 | cin, | |
2451 | in0, | |
2452 | out, | |
2453 | cout | |
2454 | ); | |
2455 | input cin; | |
2456 | input [31:0] in0; | |
2457 | output [31:0] out; | |
2458 | output cout; | |
2459 | ||
2460 | `ifdef LIB | |
2461 | assign {cout, out[31:0]} = {1'b0, in0[31:0]} + {32'b0, cin}; | |
2462 | `endif | |
2463 | ||
2464 | endmodule | |
2465 | module cl_dp1_incr4_8x ( | |
2466 | cin, | |
2467 | in0, | |
2468 | out, | |
2469 | cout | |
2470 | ); | |
2471 | input cin; | |
2472 | input [3:0] in0; | |
2473 | output [3:0] out; | |
2474 | output cout; | |
2475 | ||
2476 | `ifdef LIB | |
2477 | assign {cout, out[3:0]} = {1'b0, in0[3:0]} + {4'b0, cin}; | |
2478 | `endif | |
2479 | ||
2480 | endmodule | |
2481 | module cl_dp1_incr48_8x ( | |
2482 | cin, | |
2483 | in0, | |
2484 | out, | |
2485 | cout | |
2486 | ); | |
2487 | input cin; | |
2488 | input [47:0] in0; | |
2489 | output [47:0] out; | |
2490 | output cout; | |
2491 | ||
2492 | `ifdef LIB | |
2493 | assign {cout, out[47:0]} = {1'b0, in0[47:0]} + {48'b0, cin}; | |
2494 | `endif | |
2495 | ||
2496 | endmodule | |
2497 | module cl_dp1_incr64_8x ( | |
2498 | cin, | |
2499 | in0, | |
2500 | out, | |
2501 | cout | |
2502 | ); | |
2503 | input cin; | |
2504 | input [63:0] in0; | |
2505 | output [63:0] out; | |
2506 | output cout; | |
2507 | ||
2508 | `ifdef LIB | |
2509 | assign {cout, out[63:0]} = {1'b0, in0[63:0]} + {64'b0, cin}; | |
2510 | `endif | |
2511 | ||
2512 | endmodule | |
2513 | module cl_dp1_incr8_8x ( | |
2514 | cin, | |
2515 | in0, | |
2516 | out, | |
2517 | cout | |
2518 | ); | |
2519 | input cin; | |
2520 | input [7:0] in0; | |
2521 | output [7:0] out; | |
2522 | output cout; | |
2523 | ||
2524 | `ifdef LIB | |
2525 | assign {cout, out[7:0]} = {1'b0, in0[7:0]} + {8'b0, cin}; | |
2526 | `endif | |
2527 | ||
2528 | endmodule // cl_dp1_incr8_8x | |
2529 | module cl_dp1_l1hdr_12x (l1clk, | |
2530 | l2clk, | |
2531 | se, | |
2532 | pce, | |
2533 | pce_ov, | |
2534 | stop, | |
2535 | aclk, | |
2536 | bclk, | |
2537 | siclk_out, | |
2538 | soclk_out | |
2539 | ); | |
2540 | // RFM 05/21/2004 | |
2541 | ||
2542 | ||
2543 | output l1clk; | |
2544 | input l2clk; // level 2 clock, from clock grid | |
2545 | input se; // Scan Enable | |
2546 | input pce; // Clock enable for local power savings | |
2547 | input pce_ov; // TCU sourced clock enable override for testing | |
2548 | input stop; // TCU/CCU sourced clock stop for debug | |
2549 | input aclk; | |
2550 | input bclk; | |
2551 | output siclk_out; | |
2552 | output soclk_out; | |
2553 | `ifdef FORMAL_TOOL | |
2554 | wire l1en = (~stop & ( pce | pce_ov )); | |
2555 | assign l1clk = (l2clk & l1en) | se; | |
2556 | assign siclk_out = aclk; | |
2557 | assign soclk_out = bclk; | |
2558 | `else | |
2559 | `ifdef LIB | |
2560 | reg l1en; | |
2561 | `ifdef SCAN_MODE | |
2562 | always @ (l2clk or stop or pce or pce_ov) | |
2563 | begin | |
2564 | if (~l2clk) l1en <= (~stop & (pce | pce_ov)); | |
2565 | end | |
2566 | `else | |
2567 | always @ (negedge l2clk ) | |
2568 | begin | |
2569 | l1en <= (~stop & ( pce | pce_ov )); | |
2570 | end | |
2571 | `endif | |
2572 | ||
2573 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
2574 | ||
2575 | assign siclk_out = aclk; | |
2576 | assign soclk_out = bclk; | |
2577 | ||
2578 | `endif // `ifdef LIB | |
2579 | `endif // !`ifdef FORMAL_TOOL | |
2580 | ||
2581 | ||
2582 | endmodule | |
2583 | ||
2584 | module cl_dp1_l1hdr_16x (l1clk, | |
2585 | l2clk, | |
2586 | se, | |
2587 | pce, | |
2588 | pce_ov, | |
2589 | stop, | |
2590 | aclk, | |
2591 | bclk, | |
2592 | siclk_out, | |
2593 | soclk_out | |
2594 | ); | |
2595 | // RFM 05/21/2004 | |
2596 | ||
2597 | ||
2598 | output l1clk; | |
2599 | input l2clk; // level 2 clock, from clock grid | |
2600 | input se; // Scan Enable | |
2601 | input pce; // Clock enable for local power savings | |
2602 | input pce_ov; // TCU sourced clock enable override for testing | |
2603 | input stop; // TCU/CCU sourced clock stop for debug | |
2604 | input aclk; | |
2605 | input bclk; | |
2606 | output siclk_out; | |
2607 | output soclk_out; | |
2608 | `ifdef FORMAL_TOOL | |
2609 | wire l1en = (~stop & ( pce | pce_ov )); | |
2610 | assign l1clk = (l2clk & l1en) | se; | |
2611 | assign siclk_out = aclk; | |
2612 | assign soclk_out = bclk; | |
2613 | `else | |
2614 | `ifdef LIB | |
2615 | reg l1en; | |
2616 | `ifdef SCAN_MODE | |
2617 | always @ (l2clk or stop or pce or pce_ov) | |
2618 | begin | |
2619 | if (~l2clk) l1en <= (~stop & (pce | pce_ov)); | |
2620 | end | |
2621 | `else | |
2622 | always @ (negedge l2clk ) | |
2623 | begin | |
2624 | l1en <= (~stop & ( pce | pce_ov )); | |
2625 | end | |
2626 | `endif | |
2627 | ||
2628 | ||
2629 | ||
2630 | ||
2631 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
2632 | ||
2633 | assign siclk_out = aclk; | |
2634 | assign soclk_out = bclk; | |
2635 | ||
2636 | `endif | |
2637 | `endif | |
2638 | ||
2639 | endmodule | |
2640 | module cl_dp1_l1hdr_24x (l1clk, | |
2641 | l2clk, | |
2642 | se, | |
2643 | pce, | |
2644 | pce_ov, | |
2645 | stop, | |
2646 | aclk, | |
2647 | bclk, | |
2648 | siclk_out, | |
2649 | soclk_out | |
2650 | ); | |
2651 | // RFM 05/21/2004 | |
2652 | ||
2653 | ||
2654 | output l1clk; | |
2655 | input l2clk; // level 2 clock, from clock grid | |
2656 | input se; // Scan Enable | |
2657 | input pce; // Clock enable for local power savings | |
2658 | input pce_ov; // TCU sourced clock enable override for testing | |
2659 | input stop; // TCU/CCU sourced clock stop for debug | |
2660 | input aclk; | |
2661 | input bclk; | |
2662 | output siclk_out; | |
2663 | output soclk_out; | |
2664 | `ifdef FORMAL_TOOL | |
2665 | wire l1en = (~stop & ( pce | pce_ov )); | |
2666 | assign l1clk = (l2clk & l1en) | se; | |
2667 | assign siclk_out = aclk; | |
2668 | assign soclk_out = bclk; | |
2669 | `else | |
2670 | `ifdef LIB | |
2671 | reg l1en; | |
2672 | ||
2673 | `ifdef SCAN_MODE | |
2674 | always @ (l2clk or stop or pce or pce_ov) | |
2675 | begin | |
2676 | if (~l2clk) l1en <= (~stop & (pce | pce_ov)); | |
2677 | end | |
2678 | `else | |
2679 | always @ (negedge l2clk ) | |
2680 | begin | |
2681 | l1en <= (~stop & ( pce | pce_ov )); | |
2682 | end | |
2683 | `endif | |
2684 | ||
2685 | ||
2686 | ||
2687 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
2688 | ||
2689 | assign siclk_out = aclk; | |
2690 | assign soclk_out = bclk; | |
2691 | ||
2692 | `endif | |
2693 | `endif | |
2694 | ||
2695 | endmodule | |
2696 | module cl_dp1_l1hdr_32x (l1clk, | |
2697 | l2clk, | |
2698 | se, | |
2699 | pce, | |
2700 | pce_ov, | |
2701 | stop, | |
2702 | aclk, | |
2703 | bclk, | |
2704 | siclk_out, | |
2705 | soclk_out | |
2706 | ); | |
2707 | // RFM 05/21/2004 | |
2708 | ||
2709 | ||
2710 | output l1clk; | |
2711 | input l2clk; // level 2 clock, from clock grid | |
2712 | input se; // Scan Enable | |
2713 | input pce; // Clock enable for local power savings | |
2714 | input pce_ov; // TCU sourced clock enable override for testing | |
2715 | input stop; // TCU/CCU sourced clock stop for debug | |
2716 | input aclk; | |
2717 | input bclk; | |
2718 | output siclk_out; | |
2719 | output soclk_out; | |
2720 | `ifdef FORMAL_TOOL | |
2721 | wire l1en = (~stop & ( pce | pce_ov )); | |
2722 | assign l1clk = (l2clk & l1en) | se; | |
2723 | assign siclk_out = aclk; | |
2724 | assign soclk_out = bclk; | |
2725 | `else | |
2726 | `ifdef LIB | |
2727 | reg l1en; | |
2728 | ||
2729 | ||
2730 | ||
2731 | `ifdef SCAN_MODE | |
2732 | always @ (l2clk or stop or pce or pce_ov) | |
2733 | begin | |
2734 | if (~l2clk) l1en <= (~stop & (pce | pce_ov)); | |
2735 | end | |
2736 | `else | |
2737 | always @ (negedge l2clk ) | |
2738 | begin | |
2739 | l1en <= (~stop & ( pce | pce_ov )); | |
2740 | end | |
2741 | `endif | |
2742 | ||
2743 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
2744 | ||
2745 | assign siclk_out = aclk; | |
2746 | assign soclk_out = bclk; | |
2747 | ||
2748 | `endif | |
2749 | `endif | |
2750 | ||
2751 | endmodule | |
2752 | module cl_dp1_l1hdr_4x (l1clk, | |
2753 | l2clk, | |
2754 | se, | |
2755 | pce, | |
2756 | pce_ov, | |
2757 | stop, | |
2758 | aclk, | |
2759 | bclk, | |
2760 | siclk_out, | |
2761 | soclk_out | |
2762 | ); | |
2763 | // RFM 05/21/2004 | |
2764 | ||
2765 | ||
2766 | output l1clk; | |
2767 | input l2clk; // level 2 clock, from clock grid | |
2768 | input se; // Scan Enable | |
2769 | input pce; // Clock enable for local power savings | |
2770 | input pce_ov; // TCU sourced clock enable override for testing | |
2771 | input stop; // TCU/CCU sourced clock stop for debug | |
2772 | input aclk; | |
2773 | input bclk; | |
2774 | output siclk_out; | |
2775 | output soclk_out; | |
2776 | `ifdef FORMAL_TOOL | |
2777 | wire l1en = (~stop & ( pce | pce_ov )); | |
2778 | assign l1clk = (l2clk & l1en) | se; | |
2779 | assign siclk_out = aclk; | |
2780 | assign soclk_out = bclk; | |
2781 | `else | |
2782 | `ifdef LIB | |
2783 | reg l1en; | |
2784 | ||
2785 | ||
2786 | ||
2787 | `ifdef SCAN_MODE | |
2788 | always @ (l2clk or stop or pce or pce_ov) | |
2789 | begin | |
2790 | if (~l2clk) l1en <= (~stop & (pce | pce_ov)); | |
2791 | end | |
2792 | `else | |
2793 | always @ (negedge l2clk ) | |
2794 | begin | |
2795 | l1en <= (~stop & ( pce | pce_ov )); | |
2796 | end | |
2797 | `endif | |
2798 | ||
2799 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
2800 | ||
2801 | assign siclk_out = aclk; | |
2802 | assign soclk_out = bclk; | |
2803 | ||
2804 | `endif | |
2805 | `endif | |
2806 | ||
2807 | endmodule | |
2808 | ||
2809 | `ifdef FPGA | |
2810 | `else | |
2811 | module cl_dp1_l1hdr_8x (l1clk, | |
2812 | l2clk, | |
2813 | se, | |
2814 | pce, | |
2815 | pce_ov, | |
2816 | stop, | |
2817 | aclk, | |
2818 | bclk, | |
2819 | siclk_out, | |
2820 | soclk_out | |
2821 | ); | |
2822 | // RFM 05/21/2004 | |
2823 | ||
2824 | ||
2825 | output l1clk; | |
2826 | input l2clk; // level 2 clock, from clock grid | |
2827 | input se; // Scan Enable | |
2828 | input pce; // Clock enable for local power savings | |
2829 | input pce_ov; // TCU sourced clock enable override for testing | |
2830 | input stop; // TCU/CCU sourced clock stop for debug | |
2831 | input aclk; | |
2832 | input bclk; | |
2833 | output siclk_out; | |
2834 | output soclk_out; | |
2835 | `ifdef FORMAL_TOOL | |
2836 | wire l1en = (~stop & ( pce | pce_ov )); | |
2837 | assign l1clk = (l2clk & l1en) | se; | |
2838 | assign siclk_out = aclk; | |
2839 | assign soclk_out = bclk; | |
2840 | `else | |
2841 | `ifdef LIB | |
2842 | reg l1en; | |
2843 | ||
2844 | ||
2845 | ||
2846 | `ifdef SCAN_MODE | |
2847 | always @ (l2clk or stop or pce or pce_ov) | |
2848 | begin | |
2849 | if (~l2clk) l1en <= (~stop & (pce | pce_ov)); | |
2850 | end | |
2851 | `else | |
2852 | always @ (negedge l2clk ) | |
2853 | begin | |
2854 | l1en <= (~stop & ( pce | pce_ov )); | |
2855 | end | |
2856 | `endif | |
2857 | ||
2858 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
2859 | ||
2860 | assign siclk_out = aclk; | |
2861 | assign soclk_out = bclk; | |
2862 | ||
2863 | `endif | |
2864 | `endif | |
2865 | endmodule | |
2866 | ||
2867 | `endif // `ifdef FPGA | |
2868 | ||
2869 | module cl_dp1_l1hdr_48x (l1clk, | |
2870 | l2clk, | |
2871 | se, | |
2872 | pce, | |
2873 | pce_ov, | |
2874 | stop, | |
2875 | aclk, | |
2876 | bclk, | |
2877 | siclk_out, | |
2878 | soclk_out | |
2879 | ); | |
2880 | // RFM 05/21/2004 | |
2881 | ||
2882 | ||
2883 | output l1clk; | |
2884 | input l2clk; // level 2 clock, from clock grid | |
2885 | input se; // Scan Enable | |
2886 | input pce; // Clock enable for local power savings | |
2887 | input pce_ov; // TCU sourced clock enable override for testing | |
2888 | input stop; // TCU/CCU sourced clock stop for debug | |
2889 | input aclk; | |
2890 | input bclk; | |
2891 | output siclk_out; | |
2892 | output soclk_out; | |
2893 | `ifdef FORMAL_TOOL | |
2894 | wire l1en = (~stop & ( pce | pce_ov )); | |
2895 | assign l1clk = (l2clk & l1en) | se; | |
2896 | assign siclk_out = aclk; | |
2897 | assign soclk_out = bclk; | |
2898 | `else | |
2899 | `ifdef LIB | |
2900 | reg l1en; | |
2901 | ||
2902 | ||
2903 | ||
2904 | `ifdef SCAN_MODE | |
2905 | always @ (l2clk or stop or pce or pce_ov) | |
2906 | begin | |
2907 | if (~l2clk) l1en <= (~stop & (pce | pce_ov)); | |
2908 | end | |
2909 | `else | |
2910 | always @ (negedge l2clk ) | |
2911 | begin | |
2912 | l1en <= (~stop & ( pce | pce_ov )); | |
2913 | end | |
2914 | `endif | |
2915 | ||
2916 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
2917 | ||
2918 | assign siclk_out = aclk; | |
2919 | assign soclk_out = bclk; | |
2920 | ||
2921 | `endif | |
2922 | `endif | |
2923 | ||
2924 | endmodule | |
2925 | module cl_dp1_l1hdr_64x (l1clk, | |
2926 | l2clk, | |
2927 | se, | |
2928 | pce, | |
2929 | pce_ov, | |
2930 | stop, | |
2931 | aclk, | |
2932 | bclk, | |
2933 | siclk_out, | |
2934 | soclk_out | |
2935 | ); | |
2936 | // RFM 05/21/2004 | |
2937 | ||
2938 | ||
2939 | output l1clk; | |
2940 | input l2clk; // level 2 clock, from clock grid | |
2941 | input se; // Scan Enable | |
2942 | input pce; // Clock enable for local power savings | |
2943 | input pce_ov; // TCU sourced clock enable override for testing | |
2944 | input stop; // TCU/CCU sourced clock stop for debug | |
2945 | input aclk; | |
2946 | input bclk; | |
2947 | output siclk_out; | |
2948 | output soclk_out; | |
2949 | `ifdef FORMAL_TOOL | |
2950 | wire l1en = (~stop & ( pce | pce_ov )); | |
2951 | assign l1clk = (l2clk & l1en) | se; | |
2952 | assign siclk_out = aclk; | |
2953 | assign soclk_out = bclk; | |
2954 | `else | |
2955 | `ifdef LIB | |
2956 | reg l1en; | |
2957 | ||
2958 | ||
2959 | ||
2960 | `ifdef SCAN_MODE | |
2961 | always @ (l2clk or stop or pce or pce_ov) | |
2962 | begin | |
2963 | if (~l2clk) l1en <= (~stop & (pce | pce_ov)); | |
2964 | end | |
2965 | `else | |
2966 | always @ (negedge l2clk ) | |
2967 | begin | |
2968 | l1en <= (~stop & ( pce | pce_ov )); | |
2969 | end | |
2970 | `endif | |
2971 | ||
2972 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
2973 | ||
2974 | assign siclk_out = aclk; | |
2975 | assign soclk_out = bclk; | |
2976 | ||
2977 | `endif | |
2978 | `endif | |
2979 | ||
2980 | endmodule | |
2981 | module cl_dp1_l1hdr_nostop_48x (l1clk, | |
2982 | l2clk, | |
2983 | se, | |
2984 | pce, | |
2985 | pce_ov, | |
2986 | stop, | |
2987 | aclk, | |
2988 | bclk, | |
2989 | siclk_out, | |
2990 | soclk_out | |
2991 | ); | |
2992 | // RFM 05/21/2004 | |
2993 | ||
2994 | ||
2995 | output l1clk; | |
2996 | input l2clk; // level 2 clock, from clock grid | |
2997 | input se; // Scan Enable | |
2998 | input pce; // Clock enable for local power savings | |
2999 | input pce_ov; // TCU sourced clock enable override for testing | |
3000 | input stop; // TCU/CCU sourced clock stop for debug | |
3001 | input aclk; | |
3002 | input bclk; | |
3003 | output siclk_out; | |
3004 | output soclk_out; | |
3005 | `ifdef FORMAL_TOOL | |
3006 | wire l1en = pce | pce_ov ; | |
3007 | assign l1clk = (l2clk & l1en) | se; | |
3008 | assign siclk_out = aclk; | |
3009 | assign soclk_out = bclk; | |
3010 | `else | |
3011 | `ifdef LIB | |
3012 | reg l1en; | |
3013 | `ifdef SCAN_MODE | |
3014 | always @ (l2clk or stop or pce or pce_ov) | |
3015 | begin | |
3016 | if (~l2clk) l1en <= ((pce | pce_ov)); | |
3017 | end | |
3018 | `else | |
3019 | ||
3020 | ||
3021 | always @ (negedge l2clk ) | |
3022 | begin | |
3023 | l1en <= (( pce | pce_ov )); | |
3024 | end | |
3025 | `endif | |
3026 | ||
3027 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
3028 | ||
3029 | assign siclk_out = aclk; | |
3030 | assign soclk_out = bclk; | |
3031 | ||
3032 | `endif | |
3033 | `endif | |
3034 | ||
3035 | endmodule | |
3036 | module cl_dp1_inv_diode_16x ( | |
3037 | in, | |
3038 | out | |
3039 | ); | |
3040 | input in; | |
3041 | output out; | |
3042 | ||
3043 | `ifdef LIB | |
3044 | assign out = ~in; | |
3045 | `endif | |
3046 | ||
3047 | endmodule | |
3048 | module cl_dp1_l1hdr_nostop_72x (l1clk, | |
3049 | l2clk, | |
3050 | se, | |
3051 | pce, | |
3052 | pce_ov, | |
3053 | stop, | |
3054 | aclk, | |
3055 | bclk, | |
3056 | siclk_out, | |
3057 | soclk_out | |
3058 | ); | |
3059 | // RFM 05/21/2004 | |
3060 | ||
3061 | ||
3062 | output l1clk; | |
3063 | input l2clk; // level 2 clock, from clock grid | |
3064 | input se; // Scan Enable | |
3065 | input pce; // Clock enable for local power savings | |
3066 | input pce_ov; // TCU sourced clock enable override for testing | |
3067 | input stop; // TCU/CCU sourced clock stop for debug | |
3068 | input aclk; | |
3069 | input bclk; | |
3070 | output siclk_out; | |
3071 | output soclk_out; | |
3072 | `ifdef FORMAL_TOOL | |
3073 | wire l1en = pce | pce_ov ; | |
3074 | assign l1clk = (l2clk & l1en) | se; | |
3075 | assign siclk_out = aclk; | |
3076 | assign soclk_out = bclk; | |
3077 | `else | |
3078 | `ifdef LIB | |
3079 | reg l1en; | |
3080 | `ifdef SCAN_MODE | |
3081 | always @ (l2clk or stop or pce or pce_ov) | |
3082 | begin | |
3083 | if (~l2clk) l1en <= ((pce | pce_ov)); | |
3084 | end | |
3085 | `else | |
3086 | ||
3087 | ||
3088 | always @ (negedge l2clk ) | |
3089 | begin | |
3090 | l1en <= (( pce | pce_ov )); | |
3091 | end | |
3092 | `endif | |
3093 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
3094 | ||
3095 | assign siclk_out = aclk; | |
3096 | assign soclk_out = bclk; | |
3097 | ||
3098 | `endif | |
3099 | `endif | |
3100 | ||
3101 | endmodule | |
3102 | module cl_dp1_l1hdr_nostop_64x (l1clk, | |
3103 | l2clk, | |
3104 | se, | |
3105 | pce, | |
3106 | pce_ov, | |
3107 | stop, | |
3108 | aclk, | |
3109 | bclk, | |
3110 | siclk_out, | |
3111 | soclk_out | |
3112 | ); | |
3113 | // RFM 05/21/2004 | |
3114 | ||
3115 | ||
3116 | output l1clk; | |
3117 | input l2clk; // level 2 clock, from clock grid | |
3118 | input se; // Scan Enable | |
3119 | input pce; // Clock enable for local power savings | |
3120 | input pce_ov; // TCU sourced clock enable override for testing | |
3121 | input stop; // TCU/CCU sourced clock stop for debug | |
3122 | input aclk; | |
3123 | input bclk; | |
3124 | output siclk_out; | |
3125 | output soclk_out; | |
3126 | `ifdef FORMAL_TOOL | |
3127 | wire l1en = pce | pce_ov ; | |
3128 | assign l1clk = (l2clk & l1en) | se; | |
3129 | assign siclk_out = aclk; | |
3130 | assign soclk_out = bclk; | |
3131 | `else | |
3132 | `ifdef LIB | |
3133 | reg l1en; | |
3134 | ||
3135 | `ifdef SCAN_MODE | |
3136 | always @ (l2clk or stop or pce or pce_ov) | |
3137 | begin | |
3138 | if (~l2clk) l1en <= ((pce | pce_ov)); | |
3139 | end | |
3140 | `else | |
3141 | ||
3142 | always @ (negedge l2clk ) | |
3143 | begin | |
3144 | l1en <= (( pce | pce_ov )); | |
3145 | end | |
3146 | `endif | |
3147 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
3148 | ||
3149 | assign siclk_out = aclk; | |
3150 | assign soclk_out = bclk; | |
3151 | ||
3152 | `endif | |
3153 | `endif | |
3154 | ||
3155 | endmodule | |
3156 | module cl_dp1_msff_16x ( q, so, d, l1clk, si, siclk, soclk ); | |
3157 | // RFM 05-14-2004 | |
3158 | // Level sensitive in SCAN_MODE | |
3159 | // Edge triggered when not in SCAN_MODE | |
3160 | ||
3161 | ||
3162 | parameter SIZE = 1; | |
3163 | ||
3164 | output q; | |
3165 | output so; | |
3166 | ||
3167 | input d; | |
3168 | input l1clk; | |
3169 | input si; | |
3170 | input siclk; | |
3171 | input soclk; | |
3172 | ||
3173 | reg q; | |
3174 | wire so; | |
3175 | wire l1clk, siclk, soclk; | |
3176 | ||
3177 | `ifdef SCAN_MODE | |
3178 | ||
3179 | reg l1; | |
3180 | `ifdef FAST_FLUSH | |
3181 | always @(posedge l1clk or posedge siclk ) begin | |
3182 | if (siclk) begin | |
3183 | q <= 1'b0; //pseudo flush reset | |
3184 | end else begin | |
3185 | q <= d; | |
3186 | end | |
3187 | end | |
3188 | `else | |
3189 | always @(l1clk or siclk or soclk or d or si) | |
3190 | begin | |
3191 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
3192 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3193 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3194 | ||
3195 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
3196 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
3197 | end | |
3198 | `endif | |
3199 | `else | |
3200 | wire si_unused; | |
3201 | wire siclk_unused; | |
3202 | wire soclk_unused; | |
3203 | assign si_unused = si; | |
3204 | assign siclk_unused = siclk; | |
3205 | assign soclk_unused = soclk; | |
3206 | ||
3207 | ||
3208 | `ifdef INITLATZERO | |
3209 | initial q = 1'b0; | |
3210 | `endif | |
3211 | ||
3212 | always @(posedge l1clk) | |
3213 | begin | |
3214 | if (!siclk && !soclk) q <= d; | |
3215 | else q <= 1'bx; | |
3216 | end | |
3217 | `endif | |
3218 | ||
3219 | assign so = q; | |
3220 | ||
3221 | endmodule // dff | |
3222 | ||
3223 | module cl_dp1_msff_1x ( q, so, d, l1clk, si, siclk, soclk ); | |
3224 | // RFM 05-14-2004 | |
3225 | // Level sensitive in SCAN_MODE | |
3226 | // Edge triggered when not in SCAN_MODE | |
3227 | ||
3228 | ||
3229 | parameter SIZE = 1; | |
3230 | ||
3231 | output q; | |
3232 | output so; | |
3233 | ||
3234 | input d; | |
3235 | input l1clk; | |
3236 | input si; | |
3237 | input siclk; | |
3238 | input soclk; | |
3239 | ||
3240 | reg q; | |
3241 | wire so; | |
3242 | wire l1clk, siclk, soclk; | |
3243 | ||
3244 | `ifdef SCAN_MODE | |
3245 | ||
3246 | reg l1; | |
3247 | `ifdef FAST_FLUSH | |
3248 | always @(posedge l1clk or posedge siclk ) begin | |
3249 | if (siclk) begin | |
3250 | q <= 1'b0; //pseudo flush reset | |
3251 | end else begin | |
3252 | q <= d; | |
3253 | end | |
3254 | end | |
3255 | `else | |
3256 | always @(l1clk or siclk or soclk or d or si) | |
3257 | begin | |
3258 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
3259 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3260 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3261 | ||
3262 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
3263 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
3264 | end | |
3265 | `endif | |
3266 | `else | |
3267 | wire si_unused; | |
3268 | wire siclk_unused; | |
3269 | wire soclk_unused; | |
3270 | assign si_unused = si; | |
3271 | assign siclk_unused = siclk; | |
3272 | assign soclk_unused = soclk; | |
3273 | ||
3274 | ||
3275 | `ifdef INITLATZERO | |
3276 | initial q = 1'b0; | |
3277 | `endif | |
3278 | ||
3279 | always @(posedge l1clk) | |
3280 | begin | |
3281 | if (!siclk && !soclk) q <= d; | |
3282 | else q <= 1'bx; | |
3283 | end | |
3284 | `endif | |
3285 | ||
3286 | assign so = q; | |
3287 | ||
3288 | endmodule // dff | |
3289 | ||
3290 | module cl_dp1_msff_32x ( q, so, d, l1clk, si, siclk, soclk ); | |
3291 | // RFM 05-14-2004 | |
3292 | // Level sensitive in SCAN_MODE | |
3293 | // Edge triggered when not in SCAN_MODE | |
3294 | ||
3295 | ||
3296 | parameter SIZE = 1; | |
3297 | ||
3298 | output q; | |
3299 | output so; | |
3300 | ||
3301 | input d; | |
3302 | input l1clk; | |
3303 | input si; | |
3304 | input siclk; | |
3305 | input soclk; | |
3306 | ||
3307 | reg q; | |
3308 | wire so; | |
3309 | wire l1clk, siclk, soclk; | |
3310 | ||
3311 | `ifdef SCAN_MODE | |
3312 | ||
3313 | reg l1; | |
3314 | `ifdef FAST_FLUSH | |
3315 | always @(posedge l1clk or posedge siclk ) begin | |
3316 | if (siclk) begin | |
3317 | q <= 1'b0; //pseudo flush reset | |
3318 | end else begin | |
3319 | q <= d; | |
3320 | end | |
3321 | end | |
3322 | `else | |
3323 | always @(l1clk or siclk or soclk or d or si) | |
3324 | begin | |
3325 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
3326 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3327 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3328 | ||
3329 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
3330 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
3331 | end | |
3332 | `endif | |
3333 | `else | |
3334 | wire si_unused; | |
3335 | wire siclk_unused; | |
3336 | wire soclk_unused; | |
3337 | assign si_unused = si; | |
3338 | assign siclk_unused = siclk; | |
3339 | assign soclk_unused = soclk; | |
3340 | ||
3341 | ||
3342 | `ifdef INITLATZERO | |
3343 | initial q = 1'b0; | |
3344 | `endif | |
3345 | ||
3346 | always @(posedge l1clk) | |
3347 | begin | |
3348 | if (!siclk && !soclk) q <= d; | |
3349 | else q <= 1'bx; | |
3350 | end | |
3351 | `endif | |
3352 | ||
3353 | assign so = q; | |
3354 | ||
3355 | endmodule // dff | |
3356 | ||
3357 | module cl_dp1_msff_4x ( q, so, d, l1clk, si, siclk, soclk ); | |
3358 | // RFM 05-14-2004 | |
3359 | // Level sensitive in SCAN_MODE | |
3360 | // Edge triggered when not in SCAN_MODE | |
3361 | ||
3362 | ||
3363 | parameter SIZE = 1; | |
3364 | ||
3365 | output q; | |
3366 | output so; | |
3367 | ||
3368 | input d; | |
3369 | input l1clk; | |
3370 | input si; | |
3371 | input siclk; | |
3372 | input soclk; | |
3373 | ||
3374 | reg q; | |
3375 | wire so; | |
3376 | wire l1clk, siclk, soclk; | |
3377 | ||
3378 | `ifdef SCAN_MODE | |
3379 | ||
3380 | reg l1; | |
3381 | `ifdef FAST_FLUSH | |
3382 | always @(posedge l1clk or posedge siclk ) begin | |
3383 | if (siclk) begin | |
3384 | q <= 1'b0; //pseudo flush reset | |
3385 | end else begin | |
3386 | q <= d; | |
3387 | end | |
3388 | end | |
3389 | `else | |
3390 | always @(l1clk or siclk or soclk or d or si) | |
3391 | begin | |
3392 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
3393 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3394 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3395 | ||
3396 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
3397 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
3398 | end | |
3399 | `endif | |
3400 | `else | |
3401 | wire si_unused; | |
3402 | wire siclk_unused; | |
3403 | wire soclk_unused; | |
3404 | assign si_unused = si; | |
3405 | assign siclk_unused = siclk; | |
3406 | assign soclk_unused = soclk; | |
3407 | ||
3408 | ||
3409 | `ifdef INITLATZERO | |
3410 | initial q = 1'b0; | |
3411 | `endif | |
3412 | ||
3413 | always @(posedge l1clk) | |
3414 | begin | |
3415 | if (!siclk && !soclk) q <= d; | |
3416 | else q <= 1'bx; | |
3417 | end | |
3418 | `endif | |
3419 | ||
3420 | assign so = q; | |
3421 | ||
3422 | endmodule // dff | |
3423 | ||
3424 | module cl_dp1_msff_8x ( q, so, d, l1clk, si, siclk, soclk ); | |
3425 | // RFM 05-14-2004 | |
3426 | // Level sensitive in SCAN_MODE | |
3427 | // Edge triggered when not in SCAN_MODE | |
3428 | ||
3429 | ||
3430 | parameter SIZE = 1; | |
3431 | ||
3432 | output q; | |
3433 | output so; | |
3434 | ||
3435 | input d; | |
3436 | input l1clk; | |
3437 | input si; | |
3438 | input siclk; | |
3439 | input soclk; | |
3440 | ||
3441 | reg q; | |
3442 | wire so; | |
3443 | wire l1clk, siclk, soclk; | |
3444 | ||
3445 | `ifdef SCAN_MODE | |
3446 | ||
3447 | reg l1; | |
3448 | `ifdef FAST_FLUSH | |
3449 | always @(posedge l1clk or posedge siclk ) begin | |
3450 | if (siclk) begin | |
3451 | q <= 1'b0; //pseudo flush reset | |
3452 | end else begin | |
3453 | q <= d; | |
3454 | end | |
3455 | end | |
3456 | `else | |
3457 | always @(l1clk or siclk or soclk or d or si) | |
3458 | begin | |
3459 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
3460 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3461 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3462 | ||
3463 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
3464 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
3465 | end | |
3466 | `endif | |
3467 | `else | |
3468 | wire si_unused; | |
3469 | wire siclk_unused; | |
3470 | wire soclk_unused; | |
3471 | assign si_unused = si; | |
3472 | assign siclk_unused = siclk; | |
3473 | assign soclk_unused = soclk; | |
3474 | ||
3475 | ||
3476 | `ifdef INITLATZERO | |
3477 | initial q = 1'b0; | |
3478 | `endif | |
3479 | ||
3480 | always @(posedge l1clk) | |
3481 | begin | |
3482 | if (!siclk && !soclk) q <= d; | |
3483 | else q <= 1'bx; | |
3484 | end | |
3485 | `endif | |
3486 | ||
3487 | assign so = q; | |
3488 | ||
3489 | endmodule // dff | |
3490 | ||
3491 | module cl_dp1_msffi_16x ( q_l, so, d, l1clk, si, siclk, soclk ); | |
3492 | // RFM 05-14-2004 | |
3493 | // Level sensitive in SCAN_MODE | |
3494 | // Edge triggered when not in SCAN_MODE | |
3495 | ||
3496 | ||
3497 | parameter SIZE = 1; | |
3498 | ||
3499 | output q_l; | |
3500 | output so; | |
3501 | ||
3502 | input d; | |
3503 | input l1clk; | |
3504 | input si; | |
3505 | input siclk; | |
3506 | input soclk; | |
3507 | ||
3508 | reg q_l; | |
3509 | reg q; | |
3510 | wire so; | |
3511 | wire l1clk, siclk, soclk; | |
3512 | ||
3513 | `ifdef SCAN_MODE | |
3514 | reg l1; | |
3515 | `ifdef FAST_FLUSH | |
3516 | always @(posedge l1clk or posedge siclk ) begin | |
3517 | if (siclk) begin | |
3518 | q <= 1'b0; //pseudo flush reset | |
3519 | end else begin | |
3520 | q <= d; | |
3521 | end | |
3522 | end | |
3523 | `else | |
3524 | ||
3525 | always @(l1clk or siclk or soclk or d or si) | |
3526 | begin | |
3527 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
3528 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3529 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3530 | ||
3531 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
3532 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
3533 | end | |
3534 | `endif | |
3535 | `else | |
3536 | wire si_unused; | |
3537 | wire siclk_unused; | |
3538 | wire soclk_unused; | |
3539 | assign si_unused = si; | |
3540 | assign siclk_unused = siclk; | |
3541 | assign soclk_unused = soclk; | |
3542 | ||
3543 | ||
3544 | `ifdef INITLATZERO | |
3545 | initial q_l = 1'b1; | |
3546 | initial q = 1'b0; | |
3547 | `endif | |
3548 | ||
3549 | always @(posedge l1clk) | |
3550 | begin | |
3551 | if (!siclk && !soclk) q <= d; | |
3552 | else q <= 1'bx; | |
3553 | end | |
3554 | `endif | |
3555 | ||
3556 | ||
3557 | always @ (q) | |
3558 | begin | |
3559 | q_l=~q; | |
3560 | end | |
3561 | ||
3562 | ||
3563 | ||
3564 | assign so = q; | |
3565 | ||
3566 | endmodule // dff | |
3567 | module cl_dp1_msffi_1x ( q_l, so, d, l1clk, si, siclk, soclk ); | |
3568 | // RFM 05-14-2004 | |
3569 | // Level sensitive in SCAN_MODE | |
3570 | // Edge triggered when not in SCAN_MODE | |
3571 | ||
3572 | ||
3573 | parameter SIZE = 1; | |
3574 | ||
3575 | output q_l; | |
3576 | output so; | |
3577 | ||
3578 | input d; | |
3579 | input l1clk; | |
3580 | input si; | |
3581 | input siclk; | |
3582 | input soclk; | |
3583 | ||
3584 | reg q_l; | |
3585 | reg q; | |
3586 | wire so; | |
3587 | wire l1clk, siclk, soclk; | |
3588 | ||
3589 | `ifdef SCAN_MODE | |
3590 | reg l1; | |
3591 | `ifdef FAST_FLUSH | |
3592 | always @(posedge l1clk or posedge siclk ) begin | |
3593 | if (siclk) begin | |
3594 | q <= 1'b0; //pseudo flush reset | |
3595 | end else begin | |
3596 | q <= d; | |
3597 | end | |
3598 | end | |
3599 | `else | |
3600 | ||
3601 | always @(l1clk or siclk or soclk or d or si) | |
3602 | begin | |
3603 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
3604 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3605 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3606 | ||
3607 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
3608 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
3609 | end | |
3610 | `endif | |
3611 | `else | |
3612 | wire si_unused; | |
3613 | wire siclk_unused; | |
3614 | wire soclk_unused; | |
3615 | assign si_unused = si; | |
3616 | assign siclk_unused = siclk; | |
3617 | assign soclk_unused = soclk; | |
3618 | ||
3619 | ||
3620 | `ifdef INITLATZERO | |
3621 | initial q_l = 1'b1; | |
3622 | initial q = 1'b0; | |
3623 | `endif | |
3624 | ||
3625 | always @(posedge l1clk) | |
3626 | begin | |
3627 | if (!siclk && !soclk) q <= d; | |
3628 | else q <= 1'bx; | |
3629 | end | |
3630 | `endif | |
3631 | ||
3632 | ||
3633 | always @ (q) | |
3634 | begin | |
3635 | q_l=~q; | |
3636 | end | |
3637 | ||
3638 | ||
3639 | ||
3640 | assign so = q; | |
3641 | ||
3642 | endmodule // dff | |
3643 | module cl_dp1_msffi_32x ( q_l, so, d, l1clk, si, siclk, soclk ); | |
3644 | // RFM 05-14-2004 | |
3645 | // Level sensitive in SCAN_MODE | |
3646 | // Edge triggered when not in SCAN_MODE | |
3647 | ||
3648 | ||
3649 | parameter SIZE = 1; | |
3650 | ||
3651 | output q_l; | |
3652 | output so; | |
3653 | ||
3654 | input d; | |
3655 | input l1clk; | |
3656 | input si; | |
3657 | input siclk; | |
3658 | input soclk; | |
3659 | ||
3660 | reg q_l; | |
3661 | reg q; | |
3662 | wire so; | |
3663 | wire l1clk, siclk, soclk; | |
3664 | ||
3665 | `ifdef SCAN_MODE | |
3666 | reg l1; | |
3667 | `ifdef FAST_FLUSH | |
3668 | always @(posedge l1clk or posedge siclk ) begin | |
3669 | if (siclk) begin | |
3670 | q <= 1'b0; //pseudo flush reset | |
3671 | end else begin | |
3672 | q <= d; | |
3673 | end | |
3674 | end | |
3675 | `else | |
3676 | ||
3677 | always @(l1clk or siclk or soclk or d or si) | |
3678 | begin | |
3679 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
3680 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3681 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3682 | ||
3683 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
3684 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
3685 | end | |
3686 | `endif | |
3687 | `else | |
3688 | wire si_unused; | |
3689 | wire siclk_unused; | |
3690 | wire soclk_unused; | |
3691 | assign si_unused = si; | |
3692 | assign siclk_unused = siclk; | |
3693 | assign soclk_unused = soclk; | |
3694 | ||
3695 | ||
3696 | `ifdef INITLATZERO | |
3697 | initial q_l = 1'b1; | |
3698 | initial q = 1'b0; | |
3699 | `endif | |
3700 | ||
3701 | always @(posedge l1clk) | |
3702 | begin | |
3703 | if (!siclk && !soclk) q <= d; | |
3704 | else q <= 1'bx; | |
3705 | end | |
3706 | `endif | |
3707 | ||
3708 | ||
3709 | always @ (q) | |
3710 | begin | |
3711 | q_l=~q; | |
3712 | end | |
3713 | ||
3714 | ||
3715 | ||
3716 | assign so = q; | |
3717 | ||
3718 | endmodule // dff | |
3719 | module cl_dp1_msffi_4x ( q_l, so, d, l1clk, si, siclk, soclk ); | |
3720 | // RFM 05-14-2004 | |
3721 | // Level sensitive in SCAN_MODE | |
3722 | // Edge triggered when not in SCAN_MODE | |
3723 | ||
3724 | ||
3725 | parameter SIZE = 1; | |
3726 | ||
3727 | output q_l; | |
3728 | output so; | |
3729 | ||
3730 | input d; | |
3731 | input l1clk; | |
3732 | input si; | |
3733 | input siclk; | |
3734 | input soclk; | |
3735 | ||
3736 | reg q_l; | |
3737 | reg q; | |
3738 | wire so; | |
3739 | wire l1clk, siclk, soclk; | |
3740 | ||
3741 | `ifdef SCAN_MODE | |
3742 | reg l1; | |
3743 | `ifdef FAST_FLUSH | |
3744 | always @(posedge l1clk or posedge siclk ) begin | |
3745 | if (siclk) begin | |
3746 | q <= 1'b0; //pseudo flush reset | |
3747 | end else begin | |
3748 | q <= d; | |
3749 | end | |
3750 | end | |
3751 | `else | |
3752 | ||
3753 | always @(l1clk or siclk or soclk or d or si) | |
3754 | begin | |
3755 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
3756 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3757 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3758 | ||
3759 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
3760 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
3761 | end | |
3762 | `endif | |
3763 | `else | |
3764 | wire si_unused; | |
3765 | wire siclk_unused; | |
3766 | wire soclk_unused; | |
3767 | assign si_unused = si; | |
3768 | assign siclk_unused = siclk; | |
3769 | assign soclk_unused = soclk; | |
3770 | ||
3771 | ||
3772 | `ifdef INITLATZERO | |
3773 | initial q_l = 1'b1; | |
3774 | initial q = 1'b0; | |
3775 | `endif | |
3776 | ||
3777 | always @(posedge l1clk) | |
3778 | begin | |
3779 | if (!siclk && !soclk) q <= d; | |
3780 | else q <= 1'bx; | |
3781 | end | |
3782 | `endif | |
3783 | ||
3784 | ||
3785 | always @ (q) | |
3786 | begin | |
3787 | q_l=~q; | |
3788 | end | |
3789 | ||
3790 | ||
3791 | ||
3792 | assign so = q; | |
3793 | ||
3794 | endmodule // dff | |
3795 | module cl_dp1_msffi_8x ( q_l, so, d, l1clk, si, siclk, soclk ); | |
3796 | // RFM 05-14-2004 | |
3797 | // Level sensitive in SCAN_MODE | |
3798 | // Edge triggered when not in SCAN_MODE | |
3799 | ||
3800 | ||
3801 | parameter SIZE = 1; | |
3802 | ||
3803 | output q_l; | |
3804 | output so; | |
3805 | ||
3806 | input d; | |
3807 | input l1clk; | |
3808 | input si; | |
3809 | input siclk; | |
3810 | input soclk; | |
3811 | ||
3812 | reg q_l; | |
3813 | reg q; | |
3814 | wire so; | |
3815 | wire l1clk, siclk, soclk; | |
3816 | ||
3817 | `ifdef SCAN_MODE | |
3818 | reg l1; | |
3819 | `ifdef FAST_FLUSH | |
3820 | always @(posedge l1clk or posedge siclk ) begin | |
3821 | if (siclk) begin | |
3822 | q <= 1'b0; //pseudo flush reset | |
3823 | end else begin | |
3824 | q <= d; | |
3825 | end | |
3826 | end | |
3827 | `else | |
3828 | ||
3829 | always @(l1clk or siclk or soclk or d or si) | |
3830 | begin | |
3831 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
3832 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3833 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3834 | ||
3835 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
3836 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
3837 | end | |
3838 | `endif | |
3839 | `else | |
3840 | wire si_unused; | |
3841 | wire siclk_unused; | |
3842 | wire soclk_unused; | |
3843 | assign si_unused = si; | |
3844 | assign siclk_unused = siclk; | |
3845 | assign soclk_unused = soclk; | |
3846 | ||
3847 | ||
3848 | `ifdef INITLATZERO | |
3849 | initial q_l = 1'b1; | |
3850 | initial q = 1'b0; | |
3851 | `endif | |
3852 | ||
3853 | always @(posedge l1clk) | |
3854 | begin | |
3855 | if (!siclk && !soclk) q <= d; | |
3856 | else q <= 1'bx; | |
3857 | end | |
3858 | `endif | |
3859 | ||
3860 | ||
3861 | always @ (q) | |
3862 | begin | |
3863 | q_l=~q; | |
3864 | end | |
3865 | ||
3866 | ||
3867 | ||
3868 | assign so = q; | |
3869 | ||
3870 | endmodule // dff | |
3871 | module cl_dp1_msffiz_32x ( q_l, so, d, l1clk, si, siclk, soclk ); | |
3872 | // RFM 05-14-2004 | |
3873 | // Level sensitive in SCAN_MODE | |
3874 | // Edge triggered when not in SCAN_MODE | |
3875 | ||
3876 | ||
3877 | parameter SIZE = 1; | |
3878 | ||
3879 | output q_l; | |
3880 | output so; | |
3881 | ||
3882 | input d; | |
3883 | input l1clk; | |
3884 | input si; | |
3885 | input siclk; | |
3886 | input soclk; | |
3887 | ||
3888 | reg q_l; | |
3889 | ||
3890 | wire so; | |
3891 | wire l1clk, siclk, soclk; | |
3892 | ||
3893 | `ifdef SCAN_MODE | |
3894 | ||
3895 | reg l1; | |
3896 | `ifdef FAST_FLUSH | |
3897 | always @(posedge l1clk or posedge siclk ) begin | |
3898 | if (siclk) begin | |
3899 | q_l <= 1'b0; //pseudo flush reset | |
3900 | end else begin | |
3901 | q_l <= ~d; | |
3902 | end | |
3903 | end | |
3904 | `else | |
3905 | always @(l1clk or siclk or soclk or d or si) | |
3906 | begin | |
3907 | if (!l1clk && !siclk) l1 <= ~d; // Load master with data | |
3908 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3909 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3910 | ||
3911 | else if ( l1clk && !siclk && !soclk) q_l <= l1; // Load slave with master data | |
3912 | if ( l1clk && siclk && !soclk) q_l <= si; // Flush | |
3913 | end | |
3914 | `endif | |
3915 | `else | |
3916 | wire si_unused; | |
3917 | wire siclk_unused; | |
3918 | wire soclk_unused; | |
3919 | assign si_unused = si; | |
3920 | assign siclk_unused = siclk; | |
3921 | assign soclk_unused = soclk; | |
3922 | ||
3923 | ||
3924 | `ifdef INITLATZERO | |
3925 | initial q_l = 1'b0; | |
3926 | `endif | |
3927 | ||
3928 | always @(posedge l1clk) | |
3929 | begin | |
3930 | if (!siclk && !soclk) q_l <= ~d; | |
3931 | else q_l <= 1'bx; | |
3932 | end | |
3933 | `endif | |
3934 | ||
3935 | assign so = q_l; | |
3936 | ||
3937 | endmodule // dff | |
3938 | module cl_dp1_msffiz_16x ( q_l, so, d, l1clk, si, siclk, soclk ); | |
3939 | // RFM 05-14-2004 | |
3940 | // Level sensitive in SCAN_MODE | |
3941 | // Edge triggered when not in SCAN_MODE | |
3942 | ||
3943 | ||
3944 | parameter SIZE = 1; | |
3945 | ||
3946 | output q_l; | |
3947 | output so; | |
3948 | ||
3949 | input d; | |
3950 | input l1clk; | |
3951 | input si; | |
3952 | input siclk; | |
3953 | input soclk; | |
3954 | ||
3955 | reg q_l; | |
3956 | ||
3957 | wire so; | |
3958 | wire l1clk, siclk, soclk; | |
3959 | ||
3960 | `ifdef SCAN_MODE | |
3961 | ||
3962 | reg l1; | |
3963 | `ifdef FAST_FLUSH | |
3964 | always @(posedge l1clk or posedge siclk ) begin | |
3965 | if (siclk) begin | |
3966 | q_l <= 1'b0; //pseudo flush reset | |
3967 | end else begin | |
3968 | q_l <= ~d; | |
3969 | end | |
3970 | end | |
3971 | `else | |
3972 | always @(l1clk or siclk or soclk or d or si) | |
3973 | begin | |
3974 | if (!l1clk && !siclk) l1 <= ~d; // Load master with data | |
3975 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
3976 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
3977 | ||
3978 | else if ( l1clk && !siclk && !soclk) q_l <= l1; // Load slave with master data | |
3979 | if ( l1clk && siclk && !soclk) q_l <= si; // Flush | |
3980 | end | |
3981 | `endif | |
3982 | `else | |
3983 | wire si_unused; | |
3984 | wire siclk_unused; | |
3985 | wire soclk_unused; | |
3986 | assign si_unused = si; | |
3987 | assign siclk_unused = siclk; | |
3988 | assign soclk_unused = soclk; | |
3989 | ||
3990 | ||
3991 | `ifdef INITLATZERO | |
3992 | initial q_l = 1'b0; | |
3993 | `endif | |
3994 | ||
3995 | always @(posedge l1clk) | |
3996 | begin | |
3997 | if (!siclk && !soclk) q_l <= ~d; | |
3998 | else q_l <= 1'bx; | |
3999 | end | |
4000 | `endif | |
4001 | ||
4002 | assign so = q_l; | |
4003 | ||
4004 | endmodule // dff | |
4005 | module cl_dp1_mux2_12x ( | |
4006 | in0, | |
4007 | in1, | |
4008 | sel0, | |
4009 | out | |
4010 | ); | |
4011 | input in0; | |
4012 | input in1; | |
4013 | input sel0; | |
4014 | output out; | |
4015 | ||
4016 | `ifdef LIB | |
4017 | reg out; | |
4018 | always @ ( sel0 or in0 or in1) | |
4019 | case ( sel0 ) | |
4020 | 1'b1: out = in0; | |
4021 | 1'b0: out = in1; | |
4022 | ||
4023 | default: out = 1'bx; | |
4024 | ||
4025 | endcase | |
4026 | `endif | |
4027 | ||
4028 | endmodule | |
4029 | ||
4030 | module cl_dp1_mux2_16x ( | |
4031 | in0, | |
4032 | in1, | |
4033 | sel0, | |
4034 | out | |
4035 | ); | |
4036 | input in0; | |
4037 | input in1; | |
4038 | input sel0; | |
4039 | output out; | |
4040 | ||
4041 | `ifdef LIB | |
4042 | reg out; | |
4043 | always @ ( sel0 or in0 or in1) | |
4044 | case ( sel0 ) | |
4045 | 1'b1: out = in0; | |
4046 | 1'b0: out = in1; | |
4047 | ||
4048 | default: out = 1'bx; | |
4049 | ||
4050 | endcase | |
4051 | `endif | |
4052 | ||
4053 | endmodule | |
4054 | ||
4055 | module cl_dp1_mux2_24x ( | |
4056 | in0, | |
4057 | in1, | |
4058 | sel0, | |
4059 | out | |
4060 | ); | |
4061 | input in0; | |
4062 | input in1; | |
4063 | input sel0; | |
4064 | output out; | |
4065 | ||
4066 | `ifdef LIB | |
4067 | reg out; | |
4068 | always @ ( sel0 or in0 or in1) | |
4069 | case ( sel0 ) | |
4070 | 1'b1: out = in0; | |
4071 | 1'b0: out = in1; | |
4072 | ||
4073 | default: out = 1'bx; | |
4074 | ||
4075 | endcase | |
4076 | `endif | |
4077 | ||
4078 | endmodule | |
4079 | ||
4080 | module cl_dp1_mux2_2x ( | |
4081 | in0, | |
4082 | in1, | |
4083 | sel0, | |
4084 | out | |
4085 | ); | |
4086 | input in0; | |
4087 | input in1; | |
4088 | input sel0; | |
4089 | output out; | |
4090 | ||
4091 | `ifdef LIB | |
4092 | reg out; | |
4093 | always @ ( sel0 or in0 or in1) | |
4094 | case ( sel0 ) | |
4095 | 1'b1: out = in0; | |
4096 | 1'b0: out = in1; | |
4097 | ||
4098 | default: out = 1'bx; | |
4099 | ||
4100 | endcase | |
4101 | `endif | |
4102 | ||
4103 | endmodule | |
4104 | ||
4105 | module cl_dp1_mux2_32x ( | |
4106 | in0, | |
4107 | in1, | |
4108 | sel0, | |
4109 | out | |
4110 | ); | |
4111 | input in0; | |
4112 | input in1; | |
4113 | input sel0; | |
4114 | output out; | |
4115 | ||
4116 | `ifdef LIB | |
4117 | reg out; | |
4118 | always @ ( sel0 or in0 or in1) | |
4119 | case ( sel0 ) | |
4120 | 1'b1: out = in0; | |
4121 | 1'b0: out = in1; | |
4122 | ||
4123 | default: out = 1'bx; | |
4124 | ||
4125 | endcase | |
4126 | `endif | |
4127 | ||
4128 | endmodule | |
4129 | ||
4130 | module cl_dp1_mux2_4x ( | |
4131 | in0, | |
4132 | in1, | |
4133 | sel0, | |
4134 | out | |
4135 | ); | |
4136 | input in0; | |
4137 | input in1; | |
4138 | input sel0; | |
4139 | output out; | |
4140 | ||
4141 | `ifdef LIB | |
4142 | reg out; | |
4143 | always @ ( sel0 or in0 or in1) | |
4144 | case ( sel0 ) | |
4145 | 1'b1: out = in0; | |
4146 | 1'b0: out = in1; | |
4147 | ||
4148 | default: out = 1'bx; | |
4149 | ||
4150 | endcase | |
4151 | `endif | |
4152 | ||
4153 | endmodule | |
4154 | ||
4155 | module cl_dp1_mux2_6x ( | |
4156 | in0, | |
4157 | in1, | |
4158 | sel0, | |
4159 | out | |
4160 | ); | |
4161 | input in0; | |
4162 | input in1; | |
4163 | input sel0; | |
4164 | output out; | |
4165 | ||
4166 | `ifdef LIB | |
4167 | reg out; | |
4168 | always @ ( sel0 or in0 or in1) | |
4169 | case ( sel0 ) | |
4170 | 1'b1: out = in0; | |
4171 | 1'b0: out = in1; | |
4172 | ||
4173 | default: out = 1'bx; | |
4174 | ||
4175 | endcase | |
4176 | `endif | |
4177 | ||
4178 | endmodule | |
4179 | ||
4180 | module cl_dp1_mux2_8x ( | |
4181 | in0, | |
4182 | in1, | |
4183 | sel0, | |
4184 | out | |
4185 | ); | |
4186 | input in0; | |
4187 | input in1; | |
4188 | input sel0; | |
4189 | output out; | |
4190 | ||
4191 | `ifdef LIB | |
4192 | reg out; | |
4193 | always @ ( sel0 or in0 or in1) | |
4194 | case ( sel0 ) | |
4195 | 1'b1: out = in0; | |
4196 | 1'b0: out = in1; | |
4197 | ||
4198 | default: out = 1'bx; | |
4199 | ||
4200 | endcase | |
4201 | `endif | |
4202 | ||
4203 | endmodule | |
4204 | ||
4205 | ||
4206 | ||
4207 | ||
4208 | module cl_dp1_mux3_12x( | |
4209 | in0, | |
4210 | in1, | |
4211 | in2, | |
4212 | sel0, | |
4213 | sel1, | |
4214 | sel2, | |
4215 | muxtst, | |
4216 | out | |
4217 | ); | |
4218 | ||
4219 | ||
4220 | ||
4221 | input in0; | |
4222 | input in1; | |
4223 | input in2; | |
4224 | input sel0; | |
4225 | input sel1; | |
4226 | input sel2; | |
4227 | input muxtst; | |
4228 | output out; | |
4229 | ||
4230 | `ifdef LIB | |
4231 | `ifdef MUXOHTEST | |
4232 | //0in one_hot -var {sel0,sel1,sel2} | |
4233 | `endif | |
4234 | ||
4235 | wire [3:0] sel= {muxtst,sel2,sel1,sel0}; | |
4236 | ||
4237 | assign out = (sel[2:0] == 3'b001) ? in0: | |
4238 | (sel[2:0] == 3'b010) ? in1: | |
4239 | (sel[2:0] == 3'b100) ? in2: | |
4240 | (sel[3:0] == 4'b0000) ? 1'b1: | |
4241 | 1'bx; | |
4242 | `endif | |
4243 | endmodule | |
4244 | ||
4245 | module cl_dp1_mux3_16x( | |
4246 | in0, | |
4247 | in1, | |
4248 | in2, | |
4249 | sel0, | |
4250 | sel1, | |
4251 | sel2, | |
4252 | muxtst, | |
4253 | out | |
4254 | ); | |
4255 | ||
4256 | ||
4257 | ||
4258 | input in0; | |
4259 | input in1; | |
4260 | input in2; | |
4261 | input sel0; | |
4262 | input sel1; | |
4263 | input sel2; | |
4264 | input muxtst; | |
4265 | output out; | |
4266 | ||
4267 | `ifdef LIB | |
4268 | ||
4269 | `ifdef MUXOHTEST | |
4270 | //0in one_hot -var {sel0,sel1,sel2} | |
4271 | `endif | |
4272 | ||
4273 | wire [3:0] sel = {muxtst,sel2,sel1,sel0}; | |
4274 | ||
4275 | assign out = (sel[2:0] == 3'b001) ? in0: | |
4276 | (sel[2:0] == 3'b010) ? in1: | |
4277 | (sel[2:0] == 3'b100) ? in2: | |
4278 | (sel[3:0] == 4'b0000) ? 1'b1: | |
4279 | 1'bx; | |
4280 | `endif | |
4281 | endmodule | |
4282 | ||
4283 | module cl_dp1_mux3_24x( | |
4284 | in0, | |
4285 | in1, | |
4286 | in2, | |
4287 | sel0, | |
4288 | sel1, | |
4289 | sel2, | |
4290 | muxtst, | |
4291 | out | |
4292 | ); | |
4293 | ||
4294 | ||
4295 | ||
4296 | input in0; | |
4297 | input in1; | |
4298 | input in2; | |
4299 | input sel0; | |
4300 | input sel1; | |
4301 | input sel2; | |
4302 | input muxtst; | |
4303 | output out; | |
4304 | ||
4305 | `ifdef LIB | |
4306 | `ifdef MUXOHTEST | |
4307 | //0in one_hot -var {sel0,sel1,sel2} | |
4308 | `endif | |
4309 | ||
4310 | wire [3:0] sel = {muxtst,sel2,sel1,sel0}; | |
4311 | ||
4312 | assign out = (sel[2:0] == 3'b001) ? in0: | |
4313 | (sel[2:0] == 3'b010) ? in1: | |
4314 | (sel[2:0] == 3'b100) ? in2: | |
4315 | (sel[3:0] == 4'b0000) ? 1'b1: | |
4316 | 1'bx; | |
4317 | `endif | |
4318 | endmodule | |
4319 | ||
4320 | module cl_dp1_mux3_2x( | |
4321 | in0, | |
4322 | in1, | |
4323 | in2, | |
4324 | sel0, | |
4325 | sel1, | |
4326 | sel2, | |
4327 | muxtst, | |
4328 | out | |
4329 | ); | |
4330 | ||
4331 | ||
4332 | ||
4333 | input in0; | |
4334 | input in1; | |
4335 | input in2; | |
4336 | input sel0; | |
4337 | input sel1; | |
4338 | input sel2; | |
4339 | input muxtst; | |
4340 | output out; | |
4341 | ||
4342 | `ifdef LIB | |
4343 | `ifdef MUXOHTEST | |
4344 | //0in one_hot -var {sel0,sel1,sel2} | |
4345 | `endif | |
4346 | ||
4347 | wire [3:0] sel= {muxtst,sel2,sel1,sel0}; | |
4348 | ||
4349 | assign out = (sel[2:0] == 3'b001) ? in0: | |
4350 | (sel[2:0] == 3'b010) ? in1: | |
4351 | (sel[2:0] == 3'b100) ? in2: | |
4352 | (sel[3:0] == 4'b0000) ? 1'b1: | |
4353 | 1'bx; | |
4354 | `endif | |
4355 | endmodule | |
4356 | ||
4357 | module cl_dp1_mux3_32x( | |
4358 | in0, | |
4359 | in1, | |
4360 | in2, | |
4361 | sel0, | |
4362 | sel1, | |
4363 | sel2, | |
4364 | muxtst, | |
4365 | out | |
4366 | ); | |
4367 | ||
4368 | ||
4369 | ||
4370 | input in0; | |
4371 | input in1; | |
4372 | input in2; | |
4373 | input sel0; | |
4374 | input sel1; | |
4375 | input sel2; | |
4376 | input muxtst; | |
4377 | output out; | |
4378 | ||
4379 | `ifdef LIB | |
4380 | ||
4381 | ||
4382 | wire [3:0] sel= {muxtst,sel2,sel1,sel0}; | |
4383 | ||
4384 | assign out = (sel[2:0] == 3'b001) ? in0: | |
4385 | (sel[2:0] == 3'b010) ? in1: | |
4386 | (sel[2:0] == 3'b100) ? in2: | |
4387 | (sel[3:0] == 4'b0000) ? 1'b1: | |
4388 | 1'bx; | |
4389 | `endif | |
4390 | endmodule | |
4391 | ||
4392 | module cl_dp1_mux3_4x( | |
4393 | in0, | |
4394 | in1, | |
4395 | in2, | |
4396 | sel0, | |
4397 | sel1, | |
4398 | sel2, | |
4399 | muxtst, | |
4400 | out | |
4401 | ); | |
4402 | ||
4403 | ||
4404 | ||
4405 | input in0; | |
4406 | input in1; | |
4407 | input in2; | |
4408 | input sel0; | |
4409 | input sel1; | |
4410 | input sel2; | |
4411 | input muxtst; | |
4412 | output out; | |
4413 | ||
4414 | `ifdef LIB | |
4415 | `ifdef MUXOHTEST | |
4416 | //0in one_hot -var {sel0,sel1,sel2} | |
4417 | `endif | |
4418 | ||
4419 | wire [3:0] sel= {muxtst,sel2,sel1,sel0}; | |
4420 | ||
4421 | assign out = (sel[2:0] == 3'b001) ? in0: | |
4422 | (sel[2:0] == 3'b010) ? in1: | |
4423 | (sel[2:0] == 3'b100) ? in2: | |
4424 | (sel[3:0] == 4'b0000) ? 1'b1: | |
4425 | 1'bx; | |
4426 | `endif | |
4427 | endmodule | |
4428 | ||
4429 | module cl_dp1_mux3_6x( | |
4430 | in0, | |
4431 | in1, | |
4432 | in2, | |
4433 | sel0, | |
4434 | sel1, | |
4435 | sel2, | |
4436 | muxtst, | |
4437 | out | |
4438 | ); | |
4439 | ||
4440 | ||
4441 | ||
4442 | input in0; | |
4443 | input in1; | |
4444 | input in2; | |
4445 | input sel0; | |
4446 | input sel1; | |
4447 | input sel2; | |
4448 | input muxtst; | |
4449 | output out; | |
4450 | ||
4451 | `ifdef LIB | |
4452 | ||
4453 | `ifdef MUXOHTEST | |
4454 | //0in one_hot -var {sel0,sel1,sel2} | |
4455 | `endif | |
4456 | ||
4457 | wire [3:0] sel= {muxtst,sel2,sel1,sel0}; | |
4458 | ||
4459 | assign out = (sel[2:0] == 3'b001) ? in0: | |
4460 | (sel[2:0] == 3'b010) ? in1: | |
4461 | (sel[2:0] == 3'b100) ? in2: | |
4462 | (sel[3:0] == 4'b0000) ? 1'b1: | |
4463 | 1'bx; | |
4464 | `endif | |
4465 | endmodule | |
4466 | ||
4467 | module cl_dp1_mux3_8x( | |
4468 | in0, | |
4469 | in1, | |
4470 | in2, | |
4471 | sel0, | |
4472 | sel1, | |
4473 | sel2, | |
4474 | muxtst, | |
4475 | out | |
4476 | ); | |
4477 | ||
4478 | ||
4479 | ||
4480 | input in0; | |
4481 | input in1; | |
4482 | input in2; | |
4483 | input sel0; | |
4484 | input sel1; | |
4485 | input sel2; | |
4486 | input muxtst; | |
4487 | output out; | |
4488 | ||
4489 | `ifdef LIB | |
4490 | ||
4491 | `ifdef MUXOHTEST | |
4492 | //0in one_hot -var {sel0,sel1,sel2} | |
4493 | `endif | |
4494 | ||
4495 | wire [3:0] sel = {muxtst,sel2,sel1,sel0}; | |
4496 | ||
4497 | assign out = (sel[2:0] == 3'b001) ? in0: | |
4498 | (sel[2:0] == 3'b010) ? in1: | |
4499 | (sel[2:0] == 3'b100) ? in2: | |
4500 | (sel[3:0] == 4'b0000) ? 1'b1: | |
4501 | 1'bx; | |
4502 | `endif | |
4503 | endmodule | |
4504 | ||
4505 | ||
4506 | module cl_dp1_mux4_12x( | |
4507 | in0, | |
4508 | in1, | |
4509 | in2, | |
4510 | in3, | |
4511 | sel0, | |
4512 | sel1, | |
4513 | sel2, | |
4514 | sel3, | |
4515 | muxtst, | |
4516 | out | |
4517 | ); | |
4518 | ||
4519 | ||
4520 | ||
4521 | input in0; | |
4522 | input in1; | |
4523 | input in2; | |
4524 | input in3; | |
4525 | input sel0; | |
4526 | input sel1; | |
4527 | input sel2; | |
4528 | input sel3; | |
4529 | input muxtst; | |
4530 | output out; | |
4531 | ||
4532 | ||
4533 | `ifdef LIB | |
4534 | ||
4535 | `ifdef MUXOHTEST | |
4536 | //0in one_hot -var {sel0,sel1,sel2,sel3} | |
4537 | `endif | |
4538 | ||
4539 | wire [4:0] sel = {muxtst,sel3,sel2,sel1,sel0}; | |
4540 | ||
4541 | assign out = (sel[3:0] == 4'b0001) ? in0: | |
4542 | (sel[3:0] == 4'b0010) ? in1: | |
4543 | (sel[3:0] == 4'b0100) ? in2: | |
4544 | (sel[3:0] == 4'b1000) ? in3: | |
4545 | (sel[4:0] == 5'b00000) ? 1'b1: | |
4546 | 1'bx; | |
4547 | `endif | |
4548 | endmodule | |
4549 | ||
4550 | module cl_dp1_mux4_16x( | |
4551 | in0, | |
4552 | in1, | |
4553 | in2, | |
4554 | in3, | |
4555 | sel0, | |
4556 | sel1, | |
4557 | sel2, | |
4558 | sel3, | |
4559 | muxtst, | |
4560 | out | |
4561 | ); | |
4562 | ||
4563 | ||
4564 | ||
4565 | input in0; | |
4566 | input in1; | |
4567 | input in2; | |
4568 | input in3; | |
4569 | input sel0; | |
4570 | input sel1; | |
4571 | input sel2; | |
4572 | input sel3; | |
4573 | input muxtst; | |
4574 | output out; | |
4575 | ||
4576 | ||
4577 | `ifdef LIB | |
4578 | `ifdef MUXOHTEST | |
4579 | //0in one_hot -var {sel0,sel1,sel2,sel3} | |
4580 | `endif | |
4581 | ||
4582 | ||
4583 | wire [4:0] sel = {muxtst,sel3,sel2,sel1,sel0}; | |
4584 | ||
4585 | assign out = (sel[3:0] == 4'b0001) ? in0: | |
4586 | (sel[3:0] == 4'b0010) ? in1: | |
4587 | (sel[3:0] == 4'b0100) ? in2: | |
4588 | (sel[3:0] == 4'b1000) ? in3: | |
4589 | (sel[4:0] == 5'b00000) ? 1'b1: | |
4590 | 1'bx; | |
4591 | `endif | |
4592 | endmodule | |
4593 | ||
4594 | module cl_dp1_mux4_24x( | |
4595 | in0, | |
4596 | in1, | |
4597 | in2, | |
4598 | in3, | |
4599 | sel0, | |
4600 | sel1, | |
4601 | sel2, | |
4602 | sel3, | |
4603 | muxtst, | |
4604 | out | |
4605 | ); | |
4606 | ||
4607 | ||
4608 | ||
4609 | input in0; | |
4610 | input in1; | |
4611 | input in2; | |
4612 | input in3; | |
4613 | input sel0; | |
4614 | input sel1; | |
4615 | input sel2; | |
4616 | input sel3; | |
4617 | input muxtst; | |
4618 | output out; | |
4619 | ||
4620 | ||
4621 | `ifdef LIB | |
4622 | `ifdef MUXOHTEST | |
4623 | //0in one_hot -var {sel0,sel1,sel2,sel3} | |
4624 | `endif | |
4625 | ||
4626 | ||
4627 | wire [4:0] sel = {muxtst,sel3,sel2,sel1,sel0}; | |
4628 | ||
4629 | assign out = (sel[3:0] == 4'b0001) ? in0: | |
4630 | (sel[3:0] == 4'b0010) ? in1: | |
4631 | (sel[3:0] == 4'b0100) ? in2: | |
4632 | (sel[3:0] == 4'b1000) ? in3: | |
4633 | (sel[4:0] == 5'b00000) ? 1'b1: | |
4634 | 1'bx; | |
4635 | `endif | |
4636 | endmodule | |
4637 | ||
4638 | module cl_dp1_mux4_2x( | |
4639 | in0, | |
4640 | in1, | |
4641 | in2, | |
4642 | in3, | |
4643 | sel0, | |
4644 | sel1, | |
4645 | sel2, | |
4646 | sel3, | |
4647 | muxtst, | |
4648 | out | |
4649 | ); | |
4650 | ||
4651 | ||
4652 | ||
4653 | input in0; | |
4654 | input in1; | |
4655 | input in2; | |
4656 | input in3; | |
4657 | input sel0; | |
4658 | input sel1; | |
4659 | input sel2; | |
4660 | input sel3; | |
4661 | input muxtst; | |
4662 | output out; | |
4663 | ||
4664 | ||
4665 | `ifdef LIB | |
4666 | `ifdef MUXOHTEST | |
4667 | //0in one_hot -var {sel0,sel1,sel2,sel3} | |
4668 | `endif | |
4669 | ||
4670 | ||
4671 | wire [4:0] sel = {muxtst,sel3,sel2,sel1,sel0}; | |
4672 | ||
4673 | assign out = (sel[3:0] == 4'b0001) ? in0: | |
4674 | (sel[3:0] == 4'b0010) ? in1: | |
4675 | (sel[3:0] == 4'b0100) ? in2: | |
4676 | (sel[3:0] == 4'b1000) ? in3: | |
4677 | (sel[4:0] == 5'b00000) ? 1'b1: | |
4678 | 1'bx; | |
4679 | `endif | |
4680 | endmodule | |
4681 | ||
4682 | module cl_dp1_mux4_32x( | |
4683 | in0, | |
4684 | in1, | |
4685 | in2, | |
4686 | in3, | |
4687 | sel0, | |
4688 | sel1, | |
4689 | sel2, | |
4690 | sel3, | |
4691 | muxtst, | |
4692 | out | |
4693 | ); | |
4694 | ||
4695 | ||
4696 | ||
4697 | input in0; | |
4698 | input in1; | |
4699 | input in2; | |
4700 | input in3; | |
4701 | input sel0; | |
4702 | input sel1; | |
4703 | input sel2; | |
4704 | input sel3; | |
4705 | input muxtst; | |
4706 | output out; | |
4707 | ||
4708 | ||
4709 | `ifdef LIB | |
4710 | `ifdef MUXOHTEST | |
4711 | //0in one_hot -var {sel0,sel1,sel2,sel3} | |
4712 | `endif | |
4713 | ||
4714 | ||
4715 | wire [4:0] sel = {muxtst,sel3,sel2,sel1,sel0}; | |
4716 | ||
4717 | assign out = (sel[3:0] == 4'b0001) ? in0: | |
4718 | (sel[3:0] == 4'b0010) ? in1: | |
4719 | (sel[3:0] == 4'b0100) ? in2: | |
4720 | (sel[3:0] == 4'b1000) ? in3: | |
4721 | (sel[4:0] == 5'b00000) ? 1'b1: | |
4722 | 1'bx; | |
4723 | `endif | |
4724 | endmodule | |
4725 | ||
4726 | module cl_dp1_mux4_4x( | |
4727 | in0, | |
4728 | in1, | |
4729 | in2, | |
4730 | in3, | |
4731 | sel0, | |
4732 | sel1, | |
4733 | sel2, | |
4734 | sel3, | |
4735 | muxtst, | |
4736 | out | |
4737 | ); | |
4738 | ||
4739 | ||
4740 | ||
4741 | input in0; | |
4742 | input in1; | |
4743 | input in2; | |
4744 | input in3; | |
4745 | input sel0; | |
4746 | input sel1; | |
4747 | input sel2; | |
4748 | input sel3; | |
4749 | input muxtst; | |
4750 | output out; | |
4751 | ||
4752 | ||
4753 | `ifdef LIB | |
4754 | `ifdef MUXOHTEST | |
4755 | //0in one_hot -var {sel0,sel1,sel2,sel3} | |
4756 | `endif | |
4757 | ||
4758 | ||
4759 | wire [4:0] sel = {muxtst,sel3,sel2,sel1,sel0}; | |
4760 | ||
4761 | assign out = (sel[3:0] == 4'b0001) ? in0: | |
4762 | (sel[3:0] == 4'b0010) ? in1: | |
4763 | (sel[3:0] == 4'b0100) ? in2: | |
4764 | (sel[3:0] == 4'b1000) ? in3: | |
4765 | (sel[4:0] == 5'b00000) ? 1'b1: | |
4766 | 1'bx; | |
4767 | `endif | |
4768 | endmodule | |
4769 | ||
4770 | module cl_dp1_mux4_6x( | |
4771 | in0, | |
4772 | in1, | |
4773 | in2, | |
4774 | in3, | |
4775 | sel0, | |
4776 | sel1, | |
4777 | sel2, | |
4778 | sel3, | |
4779 | muxtst, | |
4780 | out | |
4781 | ); | |
4782 | ||
4783 | ||
4784 | ||
4785 | input in0; | |
4786 | input in1; | |
4787 | input in2; | |
4788 | input in3; | |
4789 | input sel0; | |
4790 | input sel1; | |
4791 | input sel2; | |
4792 | input sel3; | |
4793 | input muxtst; | |
4794 | output out; | |
4795 | ||
4796 | ||
4797 | `ifdef LIB | |
4798 | `ifdef MUXOHTEST | |
4799 | //0in one_hot -var {sel0,sel1,sel2,sel3} | |
4800 | `endif | |
4801 | ||
4802 | ||
4803 | wire [4:0] sel = {muxtst,sel3,sel2,sel1,sel0}; | |
4804 | ||
4805 | assign out = (sel[3:0] == 4'b0001) ? in0: | |
4806 | (sel[3:0] == 4'b0010) ? in1: | |
4807 | (sel[3:0] == 4'b0100) ? in2: | |
4808 | (sel[3:0] == 4'b1000) ? in3: | |
4809 | (sel[4:0] == 5'b00000) ? 1'b1: | |
4810 | 1'bx; | |
4811 | `endif | |
4812 | endmodule | |
4813 | ||
4814 | module cl_dp1_mux4_8x( | |
4815 | in0, | |
4816 | in1, | |
4817 | in2, | |
4818 | in3, | |
4819 | sel0, | |
4820 | sel1, | |
4821 | sel2, | |
4822 | sel3, | |
4823 | muxtst, | |
4824 | out | |
4825 | ); | |
4826 | ||
4827 | ||
4828 | ||
4829 | input in0; | |
4830 | input in1; | |
4831 | input in2; | |
4832 | input in3; | |
4833 | input sel0; | |
4834 | input sel1; | |
4835 | input sel2; | |
4836 | input sel3; | |
4837 | input muxtst; | |
4838 | output out; | |
4839 | ||
4840 | ||
4841 | `ifdef LIB | |
4842 | ||
4843 | `ifdef MUXOHTEST | |
4844 | //0in one_hot -var {sel0,sel1,sel2,sel3} | |
4845 | `endif | |
4846 | ||
4847 | wire [4:0] sel = {muxtst,sel3,sel2,sel1,sel0}; | |
4848 | ||
4849 | assign out = (sel[3:0] == 4'b0001) ? in0: | |
4850 | (sel[3:0] == 4'b0010) ? in1: | |
4851 | (sel[3:0] == 4'b0100) ? in2: | |
4852 | (sel[3:0] == 4'b1000) ? in3: | |
4853 | (sel[4:0] == 5'b00000) ? 1'b1: | |
4854 | 1'bx; | |
4855 | `endif | |
4856 | endmodule | |
4857 | ||
4858 | ||
4859 | ||
4860 | module cl_dp1_mux5_12x( | |
4861 | in0, | |
4862 | in1, | |
4863 | in2, | |
4864 | in3, | |
4865 | in4, | |
4866 | sel0, | |
4867 | sel1, | |
4868 | sel2, | |
4869 | sel3, | |
4870 | sel4, | |
4871 | muxtst, | |
4872 | out | |
4873 | ); | |
4874 | ||
4875 | ||
4876 | ||
4877 | input in0; | |
4878 | input in1; | |
4879 | input in2; | |
4880 | input in3; | |
4881 | input in4; | |
4882 | input sel0; | |
4883 | input sel1; | |
4884 | input sel2; | |
4885 | input sel3; | |
4886 | input sel4; | |
4887 | input muxtst; | |
4888 | output out; | |
4889 | `ifdef LIB | |
4890 | `ifdef MUXOHTEST | |
4891 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4} | |
4892 | `endif | |
4893 | ||
4894 | wire [5:0] sel = {muxtst,sel4,sel3,sel2,sel1,sel0}; | |
4895 | ||
4896 | assign out = (sel[4:0] == 5'b00001) ? in0: | |
4897 | (sel[4:0] == 5'b00010) ? in1: | |
4898 | (sel[4:0] == 5'b00100) ? in2: | |
4899 | (sel[4:0] == 5'b01000) ? in3: | |
4900 | (sel[4:0] == 5'b10000) ? in4: | |
4901 | (sel[5:0] == 6'b000000) ? 1'b1: | |
4902 | 1'bx; | |
4903 | `endif | |
4904 | endmodule | |
4905 | ||
4906 | module cl_dp1_mux5_16x( | |
4907 | in0, | |
4908 | in1, | |
4909 | in2, | |
4910 | in3, | |
4911 | in4, | |
4912 | sel0, | |
4913 | sel1, | |
4914 | sel2, | |
4915 | sel3, | |
4916 | sel4, | |
4917 | muxtst, | |
4918 | out | |
4919 | ); | |
4920 | ||
4921 | ||
4922 | ||
4923 | input in0; | |
4924 | input in1; | |
4925 | input in2; | |
4926 | input in3; | |
4927 | input in4; | |
4928 | input sel0; | |
4929 | input sel1; | |
4930 | input sel2; | |
4931 | input sel3; | |
4932 | input sel4; | |
4933 | input muxtst; | |
4934 | output out; | |
4935 | `ifdef LIB | |
4936 | `ifdef MUXOHTEST | |
4937 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4} | |
4938 | `endif | |
4939 | ||
4940 | wire [5:0] sel = {muxtst,sel4,sel3,sel2,sel1,sel0}; | |
4941 | ||
4942 | assign out = (sel[4:0] == 5'b00001) ? in0: | |
4943 | (sel[4:0] == 5'b00010) ? in1: | |
4944 | (sel[4:0] == 5'b00100) ? in2: | |
4945 | (sel[4:0] == 5'b01000) ? in3: | |
4946 | (sel[4:0] == 5'b10000) ? in4: | |
4947 | (sel[5:0] == 6'b000000) ? 1'b1: | |
4948 | 1'bx; | |
4949 | `endif | |
4950 | endmodule | |
4951 | ||
4952 | module cl_dp1_mux5_24x( | |
4953 | in0, | |
4954 | in1, | |
4955 | in2, | |
4956 | in3, | |
4957 | in4, | |
4958 | sel0, | |
4959 | sel1, | |
4960 | sel2, | |
4961 | sel3, | |
4962 | sel4, | |
4963 | muxtst, | |
4964 | out | |
4965 | ); | |
4966 | ||
4967 | ||
4968 | ||
4969 | input in0; | |
4970 | input in1; | |
4971 | input in2; | |
4972 | input in3; | |
4973 | input in4; | |
4974 | input sel0; | |
4975 | input sel1; | |
4976 | input sel2; | |
4977 | input sel3; | |
4978 | input sel4; | |
4979 | input muxtst; | |
4980 | output out; | |
4981 | `ifdef LIB | |
4982 | `ifdef MUXOHTEST | |
4983 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4} | |
4984 | `endif | |
4985 | ||
4986 | wire [5:0] sel = {muxtst,sel4,sel3,sel2,sel1,sel0}; | |
4987 | ||
4988 | assign out = (sel[4:0] == 5'b00001) ? in0: | |
4989 | (sel[4:0] == 5'b00010) ? in1: | |
4990 | (sel[4:0] == 5'b00100) ? in2: | |
4991 | (sel[4:0] == 5'b01000) ? in3: | |
4992 | (sel[4:0] == 5'b10000) ? in4: | |
4993 | (sel[5:0] == 6'b000000) ? 1'b1: | |
4994 | 1'bx; | |
4995 | `endif | |
4996 | endmodule | |
4997 | ||
4998 | module cl_dp1_mux5_2x( | |
4999 | in0, | |
5000 | in1, | |
5001 | in2, | |
5002 | in3, | |
5003 | in4, | |
5004 | sel0, | |
5005 | sel1, | |
5006 | sel2, | |
5007 | sel3, | |
5008 | sel4, | |
5009 | muxtst, | |
5010 | out | |
5011 | ); | |
5012 | ||
5013 | ||
5014 | ||
5015 | input in0; | |
5016 | input in1; | |
5017 | input in2; | |
5018 | input in3; | |
5019 | input in4; | |
5020 | input sel0; | |
5021 | input sel1; | |
5022 | input sel2; | |
5023 | input sel3; | |
5024 | input sel4; | |
5025 | input muxtst; | |
5026 | output out; | |
5027 | `ifdef LIB | |
5028 | `ifdef MUXOHTEST | |
5029 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4} | |
5030 | `endif | |
5031 | ||
5032 | wire [5:0] sel = {muxtst,sel4,sel3,sel2,sel1,sel0}; | |
5033 | ||
5034 | assign out = (sel[4:0] == 5'b00001) ? in0: | |
5035 | (sel[4:0] == 5'b00010) ? in1: | |
5036 | (sel[4:0] == 5'b00100) ? in2: | |
5037 | (sel[4:0] == 5'b01000) ? in3: | |
5038 | (sel[4:0] == 5'b10000) ? in4: | |
5039 | (sel[5:0] == 6'b000000) ? 1'b1: | |
5040 | 1'bx; | |
5041 | `endif | |
5042 | endmodule | |
5043 | ||
5044 | module cl_dp1_mux5_32x( | |
5045 | in0, | |
5046 | in1, | |
5047 | in2, | |
5048 | in3, | |
5049 | in4, | |
5050 | sel0, | |
5051 | sel1, | |
5052 | sel2, | |
5053 | sel3, | |
5054 | sel4, | |
5055 | muxtst, | |
5056 | out | |
5057 | ); | |
5058 | ||
5059 | ||
5060 | ||
5061 | input in0; | |
5062 | input in1; | |
5063 | input in2; | |
5064 | input in3; | |
5065 | input in4; | |
5066 | input sel0; | |
5067 | input sel1; | |
5068 | input sel2; | |
5069 | input sel3; | |
5070 | input sel4; | |
5071 | input muxtst; | |
5072 | output out; | |
5073 | `ifdef LIB | |
5074 | `ifdef MUXOHTEST | |
5075 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4} | |
5076 | `endif | |
5077 | ||
5078 | wire [5:0] sel = {muxtst,sel4,sel3,sel2,sel1,sel0}; | |
5079 | ||
5080 | assign out = (sel[4:0] == 5'b00001) ? in0: | |
5081 | (sel[4:0] == 5'b00010) ? in1: | |
5082 | (sel[4:0] == 5'b00100) ? in2: | |
5083 | (sel[4:0] == 5'b01000) ? in3: | |
5084 | (sel[4:0] == 5'b10000) ? in4: | |
5085 | (sel[5:0] == 6'b000000) ? 1'b1: | |
5086 | 1'bx; | |
5087 | `endif | |
5088 | endmodule | |
5089 | ||
5090 | module cl_dp1_mux5_4x( | |
5091 | in0, | |
5092 | in1, | |
5093 | in2, | |
5094 | in3, | |
5095 | in4, | |
5096 | sel0, | |
5097 | sel1, | |
5098 | sel2, | |
5099 | sel3, | |
5100 | sel4, | |
5101 | muxtst, | |
5102 | out | |
5103 | ); | |
5104 | ||
5105 | ||
5106 | ||
5107 | input in0; | |
5108 | input in1; | |
5109 | input in2; | |
5110 | input in3; | |
5111 | input in4; | |
5112 | input sel0; | |
5113 | input sel1; | |
5114 | input sel2; | |
5115 | input sel3; | |
5116 | input sel4; | |
5117 | input muxtst; | |
5118 | output out; | |
5119 | `ifdef LIB | |
5120 | `ifdef MUXOHTEST | |
5121 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4} | |
5122 | `endif | |
5123 | ||
5124 | wire [5:0] sel = {muxtst,sel4,sel3,sel2,sel1,sel0}; | |
5125 | ||
5126 | assign out = (sel[4:0] == 5'b00001) ? in0: | |
5127 | (sel[4:0] == 5'b00010) ? in1: | |
5128 | (sel[4:0] == 5'b00100) ? in2: | |
5129 | (sel[4:0] == 5'b01000) ? in3: | |
5130 | (sel[4:0] == 5'b10000) ? in4: | |
5131 | (sel[5:0] == 6'b000000) ? 1'b1: | |
5132 | 1'bx; | |
5133 | `endif | |
5134 | endmodule | |
5135 | ||
5136 | module cl_dp1_mux5_6x( | |
5137 | in0, | |
5138 | in1, | |
5139 | in2, | |
5140 | in3, | |
5141 | in4, | |
5142 | sel0, | |
5143 | sel1, | |
5144 | sel2, | |
5145 | sel3, | |
5146 | sel4, | |
5147 | muxtst, | |
5148 | out | |
5149 | ); | |
5150 | ||
5151 | ||
5152 | ||
5153 | input in0; | |
5154 | input in1; | |
5155 | input in2; | |
5156 | input in3; | |
5157 | input in4; | |
5158 | input sel0; | |
5159 | input sel1; | |
5160 | input sel2; | |
5161 | input sel3; | |
5162 | input sel4; | |
5163 | input muxtst; | |
5164 | output out; | |
5165 | `ifdef LIB | |
5166 | `ifdef MUXOHTEST | |
5167 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4} | |
5168 | `endif | |
5169 | ||
5170 | wire [5:0] sel = {muxtst,sel4,sel3,sel2,sel1,sel0}; | |
5171 | ||
5172 | assign out = (sel[4:0] == 5'b00001) ? in0: | |
5173 | (sel[4:0] == 5'b00010) ? in1: | |
5174 | (sel[4:0] == 5'b00100) ? in2: | |
5175 | (sel[4:0] == 5'b01000) ? in3: | |
5176 | (sel[4:0] == 5'b10000) ? in4: | |
5177 | (sel[5:0] == 6'b000000) ? 1'b1: | |
5178 | 1'bx; | |
5179 | `endif | |
5180 | endmodule | |
5181 | ||
5182 | module cl_dp1_mux5_8x( | |
5183 | in0, | |
5184 | in1, | |
5185 | in2, | |
5186 | in3, | |
5187 | in4, | |
5188 | sel0, | |
5189 | sel1, | |
5190 | sel2, | |
5191 | sel3, | |
5192 | sel4, | |
5193 | muxtst, | |
5194 | out | |
5195 | ); | |
5196 | ||
5197 | ||
5198 | ||
5199 | input in0; | |
5200 | input in1; | |
5201 | input in2; | |
5202 | input in3; | |
5203 | input in4; | |
5204 | input sel0; | |
5205 | input sel1; | |
5206 | input sel2; | |
5207 | input sel3; | |
5208 | input sel4; | |
5209 | input muxtst; | |
5210 | output out; | |
5211 | `ifdef LIB | |
5212 | `ifdef MUXOHTEST | |
5213 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4} | |
5214 | `endif | |
5215 | ||
5216 | wire [5:0] sel = {muxtst,sel4,sel3,sel2,sel1,sel0}; | |
5217 | ||
5218 | assign out = (sel[4:0] == 5'b00001) ? in0: | |
5219 | (sel[4:0] == 5'b00010) ? in1: | |
5220 | (sel[4:0] == 5'b00100) ? in2: | |
5221 | (sel[4:0] == 5'b01000) ? in3: | |
5222 | (sel[4:0] == 5'b10000) ? in4: | |
5223 | (sel[5:0] == 6'b000000) ? 1'b1: | |
5224 | 1'bx; | |
5225 | `endif | |
5226 | endmodule | |
5227 | ||
5228 | module cl_dp1_mux6_12x( | |
5229 | in0, | |
5230 | in1, | |
5231 | in2, | |
5232 | in3, | |
5233 | in4, | |
5234 | in5, | |
5235 | sel0, | |
5236 | sel1, | |
5237 | sel2, | |
5238 | sel3, | |
5239 | sel4, | |
5240 | sel5, | |
5241 | muxtst, | |
5242 | out | |
5243 | ); | |
5244 | ||
5245 | ||
5246 | ||
5247 | output out; | |
5248 | ||
5249 | input in0; | |
5250 | input in1; | |
5251 | input in2; | |
5252 | input in3; | |
5253 | input in4; | |
5254 | input in5; | |
5255 | input sel0; | |
5256 | input sel1; | |
5257 | input sel2; | |
5258 | input sel3; | |
5259 | input sel4; | |
5260 | input sel5; | |
5261 | input muxtst; | |
5262 | `ifdef LIB | |
5263 | `ifdef MUXOHTEST | |
5264 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5} | |
5265 | `endif | |
5266 | wire [6:0] sel = {muxtst,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5267 | ||
5268 | assign out = (sel[5:0] == 6'b000001) ? in0: | |
5269 | (sel[5:0] == 6'b000010) ? in1: | |
5270 | (sel[5:0] == 6'b000100) ? in2: | |
5271 | (sel[5:0] == 6'b001000) ? in3: | |
5272 | (sel[5:0] == 6'b010000) ? in4: | |
5273 | (sel[5:0] == 6'b100000) ? in5: | |
5274 | (sel[6:0] == 7'b0000000) ? 1'b1: | |
5275 | 1'bx; | |
5276 | `endif | |
5277 | endmodule | |
5278 | ||
5279 | module cl_dp1_mux6_16x( | |
5280 | in0, | |
5281 | in1, | |
5282 | in2, | |
5283 | in3, | |
5284 | in4, | |
5285 | in5, | |
5286 | sel0, | |
5287 | sel1, | |
5288 | sel2, | |
5289 | sel3, | |
5290 | sel4, | |
5291 | sel5, | |
5292 | muxtst, | |
5293 | out | |
5294 | ); | |
5295 | ||
5296 | ||
5297 | ||
5298 | output out; | |
5299 | ||
5300 | input in0; | |
5301 | input in1; | |
5302 | input in2; | |
5303 | input in3; | |
5304 | input in4; | |
5305 | input in5; | |
5306 | input sel0; | |
5307 | input sel1; | |
5308 | input sel2; | |
5309 | input sel3; | |
5310 | input sel4; | |
5311 | input sel5; | |
5312 | input muxtst; | |
5313 | `ifdef LIB | |
5314 | `ifdef MUXOHTEST | |
5315 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5} | |
5316 | `endif | |
5317 | wire [6:0] sel = {muxtst,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5318 | ||
5319 | assign out = (sel[5:0] == 6'b000001) ? in0: | |
5320 | (sel[5:0] == 6'b000010) ? in1: | |
5321 | (sel[5:0] == 6'b000100) ? in2: | |
5322 | (sel[5:0] == 6'b001000) ? in3: | |
5323 | (sel[5:0] == 6'b010000) ? in4: | |
5324 | (sel[5:0] == 6'b100000) ? in5: | |
5325 | (sel[6:0] == 7'b0000000) ? 1'b1: | |
5326 | 1'bx; | |
5327 | `endif | |
5328 | endmodule | |
5329 | ||
5330 | module cl_dp1_mux6_24x( | |
5331 | in0, | |
5332 | in1, | |
5333 | in2, | |
5334 | in3, | |
5335 | in4, | |
5336 | in5, | |
5337 | sel0, | |
5338 | sel1, | |
5339 | sel2, | |
5340 | sel3, | |
5341 | sel4, | |
5342 | sel5, | |
5343 | muxtst, | |
5344 | out | |
5345 | ); | |
5346 | ||
5347 | ||
5348 | ||
5349 | output out; | |
5350 | ||
5351 | input in0; | |
5352 | input in1; | |
5353 | input in2; | |
5354 | input in3; | |
5355 | input in4; | |
5356 | input in5; | |
5357 | input sel0; | |
5358 | input sel1; | |
5359 | input sel2; | |
5360 | input sel3; | |
5361 | input sel4; | |
5362 | input sel5; | |
5363 | input muxtst; | |
5364 | `ifdef LIB | |
5365 | `ifdef MUXOHTEST | |
5366 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5} | |
5367 | `endif | |
5368 | wire [6:0] sel = {muxtst,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5369 | ||
5370 | assign out = (sel[5:0] == 6'b000001) ? in0: | |
5371 | (sel[5:0] == 6'b000010) ? in1: | |
5372 | (sel[5:0] == 6'b000100) ? in2: | |
5373 | (sel[5:0] == 6'b001000) ? in3: | |
5374 | (sel[5:0] == 6'b010000) ? in4: | |
5375 | (sel[5:0] == 6'b100000) ? in5: | |
5376 | (sel[6:0] == 7'b0000000) ? 1'b1: | |
5377 | 1'bx; | |
5378 | `endif | |
5379 | endmodule | |
5380 | ||
5381 | module cl_dp1_mux6_2x( | |
5382 | in0, | |
5383 | in1, | |
5384 | in2, | |
5385 | in3, | |
5386 | in4, | |
5387 | in5, | |
5388 | sel0, | |
5389 | sel1, | |
5390 | sel2, | |
5391 | sel3, | |
5392 | sel4, | |
5393 | sel5, | |
5394 | muxtst, | |
5395 | out | |
5396 | ); | |
5397 | ||
5398 | ||
5399 | ||
5400 | output out; | |
5401 | ||
5402 | input in0; | |
5403 | input in1; | |
5404 | input in2; | |
5405 | input in3; | |
5406 | input in4; | |
5407 | input in5; | |
5408 | input sel0; | |
5409 | input sel1; | |
5410 | input sel2; | |
5411 | input sel3; | |
5412 | input sel4; | |
5413 | input sel5; | |
5414 | input muxtst; | |
5415 | `ifdef LIB | |
5416 | `ifdef MUXOHTEST | |
5417 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5} | |
5418 | `endif | |
5419 | wire [6:0] sel = {muxtst,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5420 | ||
5421 | assign out = (sel[5:0] == 6'b000001) ? in0: | |
5422 | (sel[5:0] == 6'b000010) ? in1: | |
5423 | (sel[5:0] == 6'b000100) ? in2: | |
5424 | (sel[5:0] == 6'b001000) ? in3: | |
5425 | (sel[5:0] == 6'b010000) ? in4: | |
5426 | (sel[5:0] == 6'b100000) ? in5: | |
5427 | (sel[6:0] == 7'b0000000) ? 1'b1: | |
5428 | 1'bx; | |
5429 | `endif | |
5430 | endmodule | |
5431 | ||
5432 | module cl_dp1_mux6_32x( | |
5433 | in0, | |
5434 | in1, | |
5435 | in2, | |
5436 | in3, | |
5437 | in4, | |
5438 | in5, | |
5439 | sel0, | |
5440 | sel1, | |
5441 | sel2, | |
5442 | sel3, | |
5443 | sel4, | |
5444 | sel5, | |
5445 | muxtst, | |
5446 | out | |
5447 | ); | |
5448 | ||
5449 | ||
5450 | ||
5451 | output out; | |
5452 | ||
5453 | input in0; | |
5454 | input in1; | |
5455 | input in2; | |
5456 | input in3; | |
5457 | input in4; | |
5458 | input in5; | |
5459 | input sel0; | |
5460 | input sel1; | |
5461 | input sel2; | |
5462 | input sel3; | |
5463 | input sel4; | |
5464 | input sel5; | |
5465 | input muxtst; | |
5466 | `ifdef LIB | |
5467 | `ifdef MUXOHTEST | |
5468 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5} | |
5469 | `endif | |
5470 | wire [6:0] sel = {muxtst,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5471 | ||
5472 | assign out = (sel[5:0] == 6'b000001) ? in0: | |
5473 | (sel[5:0] == 6'b000010) ? in1: | |
5474 | (sel[5:0] == 6'b000100) ? in2: | |
5475 | (sel[5:0] == 6'b001000) ? in3: | |
5476 | (sel[5:0] == 6'b010000) ? in4: | |
5477 | (sel[5:0] == 6'b100000) ? in5: | |
5478 | (sel[6:0] == 7'b0000000) ? 1'b1: | |
5479 | 1'bx; | |
5480 | `endif | |
5481 | endmodule | |
5482 | ||
5483 | module cl_dp1_mux6_4x( | |
5484 | in0, | |
5485 | in1, | |
5486 | in2, | |
5487 | in3, | |
5488 | in4, | |
5489 | in5, | |
5490 | sel0, | |
5491 | sel1, | |
5492 | sel2, | |
5493 | sel3, | |
5494 | sel4, | |
5495 | sel5, | |
5496 | muxtst, | |
5497 | out | |
5498 | ); | |
5499 | ||
5500 | ||
5501 | ||
5502 | output out; | |
5503 | ||
5504 | input in0; | |
5505 | input in1; | |
5506 | input in2; | |
5507 | input in3; | |
5508 | input in4; | |
5509 | input in5; | |
5510 | input sel0; | |
5511 | input sel1; | |
5512 | input sel2; | |
5513 | input sel3; | |
5514 | input sel4; | |
5515 | input sel5; | |
5516 | input muxtst; | |
5517 | `ifdef LIB | |
5518 | `ifdef MUXOHTEST | |
5519 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5} | |
5520 | `endif | |
5521 | wire [6:0] sel = {muxtst,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5522 | ||
5523 | assign out = (sel[5:0] == 6'b000001) ? in0: | |
5524 | (sel[5:0] == 6'b000010) ? in1: | |
5525 | (sel[5:0] == 6'b000100) ? in2: | |
5526 | (sel[5:0] == 6'b001000) ? in3: | |
5527 | (sel[5:0] == 6'b010000) ? in4: | |
5528 | (sel[5:0] == 6'b100000) ? in5: | |
5529 | (sel[6:0] == 7'b0000000) ? 1'b1: | |
5530 | 1'bx; | |
5531 | `endif | |
5532 | endmodule | |
5533 | ||
5534 | module cl_dp1_mux6_6x( | |
5535 | in0, | |
5536 | in1, | |
5537 | in2, | |
5538 | in3, | |
5539 | in4, | |
5540 | in5, | |
5541 | sel0, | |
5542 | sel1, | |
5543 | sel2, | |
5544 | sel3, | |
5545 | sel4, | |
5546 | sel5, | |
5547 | muxtst, | |
5548 | out | |
5549 | ); | |
5550 | ||
5551 | ||
5552 | ||
5553 | output out; | |
5554 | ||
5555 | input in0; | |
5556 | input in1; | |
5557 | input in2; | |
5558 | input in3; | |
5559 | input in4; | |
5560 | input in5; | |
5561 | input sel0; | |
5562 | input sel1; | |
5563 | input sel2; | |
5564 | input sel3; | |
5565 | input sel4; | |
5566 | input sel5; | |
5567 | input muxtst; | |
5568 | `ifdef LIB | |
5569 | `ifdef MUXOHTEST | |
5570 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5} | |
5571 | `endif | |
5572 | wire [6:0] sel = {muxtst,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5573 | ||
5574 | assign out = (sel[5:0] == 6'b000001) ? in0: | |
5575 | (sel[5:0] == 6'b000010) ? in1: | |
5576 | (sel[5:0] == 6'b000100) ? in2: | |
5577 | (sel[5:0] == 6'b001000) ? in3: | |
5578 | (sel[5:0] == 6'b010000) ? in4: | |
5579 | (sel[5:0] == 6'b100000) ? in5: | |
5580 | (sel[6:0] == 7'b0000000) ? 1'b1: | |
5581 | 1'bx; | |
5582 | `endif | |
5583 | endmodule | |
5584 | ||
5585 | module cl_dp1_mux6_8x( | |
5586 | in0, | |
5587 | in1, | |
5588 | in2, | |
5589 | in3, | |
5590 | in4, | |
5591 | in5, | |
5592 | sel0, | |
5593 | sel1, | |
5594 | sel2, | |
5595 | sel3, | |
5596 | sel4, | |
5597 | sel5, | |
5598 | muxtst, | |
5599 | out | |
5600 | ); | |
5601 | ||
5602 | ||
5603 | output out; | |
5604 | ||
5605 | input in0; | |
5606 | input in1; | |
5607 | input in2; | |
5608 | input in3; | |
5609 | input in4; | |
5610 | input in5; | |
5611 | input sel0; | |
5612 | input sel1; | |
5613 | input sel2; | |
5614 | input sel3; | |
5615 | input sel4; | |
5616 | input sel5; | |
5617 | input muxtst; | |
5618 | `ifdef LIB | |
5619 | `ifdef MUXOHTEST | |
5620 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5} | |
5621 | `endif | |
5622 | ||
5623 | wire [6:0] sel = {muxtst,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5624 | ||
5625 | assign out = (sel[5:0] == 6'b000001) ? in0: | |
5626 | (sel[5:0] == 6'b000010) ? in1: | |
5627 | (sel[5:0] == 6'b000100) ? in2: | |
5628 | (sel[5:0] == 6'b001000) ? in3: | |
5629 | (sel[5:0] == 6'b010000) ? in4: | |
5630 | (sel[5:0] == 6'b100000) ? in5: | |
5631 | (sel[6:0] == 7'b0000000) ? 1'b1: | |
5632 | 1'bx; | |
5633 | `endif | |
5634 | endmodule | |
5635 | ||
5636 | ||
5637 | module cl_dp1_mux7_12x( | |
5638 | in0, | |
5639 | in1, | |
5640 | in2, | |
5641 | in3, | |
5642 | in4, | |
5643 | in5, | |
5644 | in6, | |
5645 | sel0, | |
5646 | sel1, | |
5647 | sel2, | |
5648 | sel3, | |
5649 | sel4, | |
5650 | sel5, | |
5651 | sel6, | |
5652 | muxtst, | |
5653 | out | |
5654 | ); | |
5655 | ||
5656 | ||
5657 | output out; | |
5658 | ||
5659 | input in0; | |
5660 | input in1; | |
5661 | input in2; | |
5662 | input in3; | |
5663 | input in4; | |
5664 | input in5; | |
5665 | input in6; | |
5666 | input sel0; | |
5667 | input sel1; | |
5668 | input sel2; | |
5669 | input sel3; | |
5670 | input sel4; | |
5671 | input sel5; | |
5672 | input sel6; | |
5673 | input muxtst; | |
5674 | ||
5675 | `ifdef LIB | |
5676 | `ifdef MUXOHTEST | |
5677 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6} | |
5678 | `endif | |
5679 | ||
5680 | wire [7:0] sel = {muxtst,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5681 | ||
5682 | assign out = (sel[6:0] == 7'b0000001) ? in0: | |
5683 | (sel[6:0] == 7'b0000010) ? in1: | |
5684 | (sel[6:0] == 7'b0000100) ? in2: | |
5685 | (sel[6:0] == 7'b0001000) ? in3: | |
5686 | (sel[6:0] == 7'b0010000) ? in4: | |
5687 | (sel[6:0] == 7'b0100000) ? in5: | |
5688 | (sel[6:0] == 7'b1000000) ? in6: | |
5689 | (sel[7:0] == 8'b00000000) ? 1'b1: | |
5690 | 1'bx; | |
5691 | `endif | |
5692 | endmodule | |
5693 | ||
5694 | module cl_dp1_mux7_16x( | |
5695 | in0, | |
5696 | in1, | |
5697 | in2, | |
5698 | in3, | |
5699 | in4, | |
5700 | in5, | |
5701 | in6, | |
5702 | sel0, | |
5703 | sel1, | |
5704 | sel2, | |
5705 | sel3, | |
5706 | sel4, | |
5707 | sel5, | |
5708 | sel6, | |
5709 | muxtst, | |
5710 | out | |
5711 | ); | |
5712 | ||
5713 | ||
5714 | output out; | |
5715 | ||
5716 | input in0; | |
5717 | input in1; | |
5718 | input in2; | |
5719 | input in3; | |
5720 | input in4; | |
5721 | input in5; | |
5722 | input in6; | |
5723 | input sel0; | |
5724 | input sel1; | |
5725 | input sel2; | |
5726 | input sel3; | |
5727 | input sel4; | |
5728 | input sel5; | |
5729 | input sel6; | |
5730 | input muxtst; | |
5731 | ||
5732 | `ifdef LIB | |
5733 | ||
5734 | `ifdef MUXOHTEST | |
5735 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6} | |
5736 | `endif | |
5737 | ||
5738 | wire [7:0] sel = {muxtst,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5739 | ||
5740 | assign out = (sel[6:0] == 7'b0000001) ? in0: | |
5741 | (sel[6:0] == 7'b0000010) ? in1: | |
5742 | (sel[6:0] == 7'b0000100) ? in2: | |
5743 | (sel[6:0] == 7'b0001000) ? in3: | |
5744 | (sel[6:0] == 7'b0010000) ? in4: | |
5745 | (sel[6:0] == 7'b0100000) ? in5: | |
5746 | (sel[6:0] == 7'b1000000) ? in6: | |
5747 | (sel[7:0] == 8'b00000000) ? 1'b1: | |
5748 | 1'bx; | |
5749 | `endif | |
5750 | endmodule | |
5751 | ||
5752 | module cl_dp1_mux7_24x( | |
5753 | in0, | |
5754 | in1, | |
5755 | in2, | |
5756 | in3, | |
5757 | in4, | |
5758 | in5, | |
5759 | in6, | |
5760 | sel0, | |
5761 | sel1, | |
5762 | sel2, | |
5763 | sel3, | |
5764 | sel4, | |
5765 | sel5, | |
5766 | sel6, | |
5767 | muxtst, | |
5768 | out | |
5769 | ); | |
5770 | ||
5771 | ||
5772 | output out; | |
5773 | ||
5774 | input in0; | |
5775 | input in1; | |
5776 | input in2; | |
5777 | input in3; | |
5778 | input in4; | |
5779 | input in5; | |
5780 | input in6; | |
5781 | input sel0; | |
5782 | input sel1; | |
5783 | input sel2; | |
5784 | input sel3; | |
5785 | input sel4; | |
5786 | input sel5; | |
5787 | input sel6; | |
5788 | input muxtst; | |
5789 | ||
5790 | `ifdef LIB | |
5791 | `ifdef MUXOHTEST | |
5792 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6} | |
5793 | `endif | |
5794 | ||
5795 | wire [7:0] sel = {muxtst,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5796 | ||
5797 | assign out = (sel[6:0] == 7'b0000001) ? in0: | |
5798 | (sel[6:0] == 7'b0000010) ? in1: | |
5799 | (sel[6:0] == 7'b0000100) ? in2: | |
5800 | (sel[6:0] == 7'b0001000) ? in3: | |
5801 | (sel[6:0] == 7'b0010000) ? in4: | |
5802 | (sel[6:0] == 7'b0100000) ? in5: | |
5803 | (sel[6:0] == 7'b1000000) ? in6: | |
5804 | (sel[7:0] == 8'b00000000) ? 1'b1: | |
5805 | 1'bx; | |
5806 | `endif | |
5807 | endmodule | |
5808 | ||
5809 | module cl_dp1_mux7_2x( | |
5810 | in0, | |
5811 | in1, | |
5812 | in2, | |
5813 | in3, | |
5814 | in4, | |
5815 | in5, | |
5816 | in6, | |
5817 | sel0, | |
5818 | sel1, | |
5819 | sel2, | |
5820 | sel3, | |
5821 | sel4, | |
5822 | sel5, | |
5823 | sel6, | |
5824 | muxtst, | |
5825 | out | |
5826 | ); | |
5827 | ||
5828 | ||
5829 | output out; | |
5830 | ||
5831 | input in0; | |
5832 | input in1; | |
5833 | input in2; | |
5834 | input in3; | |
5835 | input in4; | |
5836 | input in5; | |
5837 | input in6; | |
5838 | input sel0; | |
5839 | input sel1; | |
5840 | input sel2; | |
5841 | input sel3; | |
5842 | input sel4; | |
5843 | input sel5; | |
5844 | input sel6; | |
5845 | input muxtst; | |
5846 | ||
5847 | `ifdef LIB | |
5848 | `ifdef MUXOHTEST | |
5849 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6} | |
5850 | `endif | |
5851 | ||
5852 | wire [7:0] sel = {muxtst,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5853 | ||
5854 | assign out = (sel[6:0] == 7'b0000001) ? in0: | |
5855 | (sel[6:0] == 7'b0000010) ? in1: | |
5856 | (sel[6:0] == 7'b0000100) ? in2: | |
5857 | (sel[6:0] == 7'b0001000) ? in3: | |
5858 | (sel[6:0] == 7'b0010000) ? in4: | |
5859 | (sel[6:0] == 7'b0100000) ? in5: | |
5860 | (sel[6:0] == 7'b1000000) ? in6: | |
5861 | (sel[7:0] == 8'b00000000) ? 1'b1: | |
5862 | 1'bx; | |
5863 | `endif | |
5864 | endmodule | |
5865 | ||
5866 | module cl_dp1_mux7_32x( | |
5867 | in0, | |
5868 | in1, | |
5869 | in2, | |
5870 | in3, | |
5871 | in4, | |
5872 | in5, | |
5873 | in6, | |
5874 | sel0, | |
5875 | sel1, | |
5876 | sel2, | |
5877 | sel3, | |
5878 | sel4, | |
5879 | sel5, | |
5880 | sel6, | |
5881 | muxtst, | |
5882 | out | |
5883 | ); | |
5884 | ||
5885 | ||
5886 | output out; | |
5887 | ||
5888 | input in0; | |
5889 | input in1; | |
5890 | input in2; | |
5891 | input in3; | |
5892 | input in4; | |
5893 | input in5; | |
5894 | input in6; | |
5895 | input sel0; | |
5896 | input sel1; | |
5897 | input sel2; | |
5898 | input sel3; | |
5899 | input sel4; | |
5900 | input sel5; | |
5901 | input sel6; | |
5902 | input muxtst; | |
5903 | ||
5904 | `ifdef LIB | |
5905 | `ifdef MUXOHTEST | |
5906 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6} | |
5907 | `endif | |
5908 | ||
5909 | wire [7:0] sel = {muxtst,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5910 | ||
5911 | assign out = (sel[6:0] == 7'b0000001) ? in0: | |
5912 | (sel[6:0] == 7'b0000010) ? in1: | |
5913 | (sel[6:0] == 7'b0000100) ? in2: | |
5914 | (sel[6:0] == 7'b0001000) ? in3: | |
5915 | (sel[6:0] == 7'b0010000) ? in4: | |
5916 | (sel[6:0] == 7'b0100000) ? in5: | |
5917 | (sel[6:0] == 7'b1000000) ? in6: | |
5918 | (sel[7:0] == 8'b00000000) ? 1'b1: | |
5919 | 1'bx; | |
5920 | `endif | |
5921 | endmodule | |
5922 | ||
5923 | module cl_dp1_mux7_4x( | |
5924 | in0, | |
5925 | in1, | |
5926 | in2, | |
5927 | in3, | |
5928 | in4, | |
5929 | in5, | |
5930 | in6, | |
5931 | sel0, | |
5932 | sel1, | |
5933 | sel2, | |
5934 | sel3, | |
5935 | sel4, | |
5936 | sel5, | |
5937 | sel6, | |
5938 | muxtst, | |
5939 | out | |
5940 | ); | |
5941 | ||
5942 | ||
5943 | output out; | |
5944 | ||
5945 | input in0; | |
5946 | input in1; | |
5947 | input in2; | |
5948 | input in3; | |
5949 | input in4; | |
5950 | input in5; | |
5951 | input in6; | |
5952 | input sel0; | |
5953 | input sel1; | |
5954 | input sel2; | |
5955 | input sel3; | |
5956 | input sel4; | |
5957 | input sel5; | |
5958 | input sel6; | |
5959 | input muxtst; | |
5960 | ||
5961 | `ifdef LIB | |
5962 | `ifdef MUXOHTEST | |
5963 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6} | |
5964 | `endif | |
5965 | ||
5966 | wire [7:0] sel = {muxtst,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
5967 | ||
5968 | assign out = (sel[6:0] == 7'b0000001) ? in0: | |
5969 | (sel[6:0] == 7'b0000010) ? in1: | |
5970 | (sel[6:0] == 7'b0000100) ? in2: | |
5971 | (sel[6:0] == 7'b0001000) ? in3: | |
5972 | (sel[6:0] == 7'b0010000) ? in4: | |
5973 | (sel[6:0] == 7'b0100000) ? in5: | |
5974 | (sel[6:0] == 7'b1000000) ? in6: | |
5975 | (sel[7:0] == 8'b00000000) ? 1'b1: | |
5976 | 1'bx; | |
5977 | `endif | |
5978 | endmodule | |
5979 | ||
5980 | module cl_dp1_mux7_6x( | |
5981 | in0, | |
5982 | in1, | |
5983 | in2, | |
5984 | in3, | |
5985 | in4, | |
5986 | in5, | |
5987 | in6, | |
5988 | sel0, | |
5989 | sel1, | |
5990 | sel2, | |
5991 | sel3, | |
5992 | sel4, | |
5993 | sel5, | |
5994 | sel6, | |
5995 | muxtst, | |
5996 | out | |
5997 | ); | |
5998 | ||
5999 | ||
6000 | output out; | |
6001 | ||
6002 | input in0; | |
6003 | input in1; | |
6004 | input in2; | |
6005 | input in3; | |
6006 | input in4; | |
6007 | input in5; | |
6008 | input in6; | |
6009 | input sel0; | |
6010 | input sel1; | |
6011 | input sel2; | |
6012 | input sel3; | |
6013 | input sel4; | |
6014 | input sel5; | |
6015 | input sel6; | |
6016 | input muxtst; | |
6017 | ||
6018 | `ifdef LIB | |
6019 | `ifdef MUXOHTEST | |
6020 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6} | |
6021 | `endif | |
6022 | ||
6023 | wire [7:0] sel = {muxtst,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
6024 | ||
6025 | assign out = (sel[6:0] == 7'b0000001) ? in0: | |
6026 | (sel[6:0] == 7'b0000010) ? in1: | |
6027 | (sel[6:0] == 7'b0000100) ? in2: | |
6028 | (sel[6:0] == 7'b0001000) ? in3: | |
6029 | (sel[6:0] == 7'b0010000) ? in4: | |
6030 | (sel[6:0] == 7'b0100000) ? in5: | |
6031 | (sel[6:0] == 7'b1000000) ? in6: | |
6032 | (sel[7:0] == 8'b00000000) ? 1'b1: | |
6033 | 1'bx; | |
6034 | `endif | |
6035 | endmodule | |
6036 | ||
6037 | module cl_dp1_mux7_8x( | |
6038 | in0, | |
6039 | in1, | |
6040 | in2, | |
6041 | in3, | |
6042 | in4, | |
6043 | in5, | |
6044 | in6, | |
6045 | sel0, | |
6046 | sel1, | |
6047 | sel2, | |
6048 | sel3, | |
6049 | sel4, | |
6050 | sel5, | |
6051 | sel6, | |
6052 | muxtst, | |
6053 | out | |
6054 | ); | |
6055 | ||
6056 | ||
6057 | output out; | |
6058 | ||
6059 | input in0; | |
6060 | input in1; | |
6061 | input in2; | |
6062 | input in3; | |
6063 | input in4; | |
6064 | input in5; | |
6065 | input in6; | |
6066 | input sel0; | |
6067 | input sel1; | |
6068 | input sel2; | |
6069 | input sel3; | |
6070 | input sel4; | |
6071 | input sel5; | |
6072 | input sel6; | |
6073 | input muxtst; | |
6074 | ||
6075 | `ifdef LIB | |
6076 | `ifdef MUXOHTEST | |
6077 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6} | |
6078 | `endif | |
6079 | ||
6080 | wire [7:0] sel = {muxtst,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
6081 | ||
6082 | assign out = (sel[6:0] == 7'b0000001) ? in0: | |
6083 | (sel[6:0] == 7'b0000010) ? in1: | |
6084 | (sel[6:0] == 7'b0000100) ? in2: | |
6085 | (sel[6:0] == 7'b0001000) ? in3: | |
6086 | (sel[6:0] == 7'b0010000) ? in4: | |
6087 | (sel[6:0] == 7'b0100000) ? in5: | |
6088 | (sel[6:0] == 7'b1000000) ? in6: | |
6089 | (sel[7:0] == 8'b00000000) ? 1'b1: | |
6090 | 1'bx; | |
6091 | `endif | |
6092 | endmodule | |
6093 | ||
6094 | ||
6095 | module cl_dp1_mux8_12x( | |
6096 | in0, | |
6097 | in1, | |
6098 | in2, | |
6099 | in3, | |
6100 | in4, | |
6101 | in5, | |
6102 | in6, | |
6103 | in7, | |
6104 | sel0, | |
6105 | sel1, | |
6106 | sel2, | |
6107 | sel3, | |
6108 | sel4, | |
6109 | sel5, | |
6110 | sel6, | |
6111 | sel7, | |
6112 | muxtst, | |
6113 | out | |
6114 | ); | |
6115 | ||
6116 | ||
6117 | ||
6118 | ||
6119 | input in0; | |
6120 | input in1; | |
6121 | input in2; | |
6122 | input in3; | |
6123 | input in4; | |
6124 | input in5; | |
6125 | input in6; | |
6126 | input in7; | |
6127 | input sel0; | |
6128 | input sel1; | |
6129 | input sel2; | |
6130 | input sel3; | |
6131 | input sel4; | |
6132 | input sel5; | |
6133 | input sel6; | |
6134 | input sel7; | |
6135 | input muxtst; | |
6136 | output out; | |
6137 | ||
6138 | `ifdef LIB | |
6139 | `ifdef MUXOHTEST | |
6140 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6,sel7} | |
6141 | `endif | |
6142 | wire [8:0] sel = {muxtst,sel7,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
6143 | ||
6144 | assign out = (sel[7:0] == 8'b00000001) ? in0: | |
6145 | (sel[7:0] == 8'b00000010) ? in1: | |
6146 | (sel[7:0] == 8'b00000100) ? in2: | |
6147 | (sel[7:0] == 8'b00001000) ? in3: | |
6148 | (sel[7:0] == 8'b00010000) ? in4: | |
6149 | (sel[7:0] == 8'b00100000) ? in5: | |
6150 | (sel[7:0] == 8'b01000000) ? in6: | |
6151 | (sel[7:0] == 8'b10000000) ? in7: | |
6152 | (sel[8:0] == 9'b000000000) ? 1'b1: | |
6153 | 1'bx; | |
6154 | `endif | |
6155 | endmodule | |
6156 | ||
6157 | module cl_dp1_mux8_16x( | |
6158 | in0, | |
6159 | in1, | |
6160 | in2, | |
6161 | in3, | |
6162 | in4, | |
6163 | in5, | |
6164 | in6, | |
6165 | in7, | |
6166 | sel0, | |
6167 | sel1, | |
6168 | sel2, | |
6169 | sel3, | |
6170 | sel4, | |
6171 | sel5, | |
6172 | sel6, | |
6173 | sel7, | |
6174 | muxtst, | |
6175 | out | |
6176 | ); | |
6177 | ||
6178 | ||
6179 | ||
6180 | ||
6181 | input in0; | |
6182 | input in1; | |
6183 | input in2; | |
6184 | input in3; | |
6185 | input in4; | |
6186 | input in5; | |
6187 | input in6; | |
6188 | input in7; | |
6189 | input sel0; | |
6190 | input sel1; | |
6191 | input sel2; | |
6192 | input sel3; | |
6193 | input sel4; | |
6194 | input sel5; | |
6195 | input sel6; | |
6196 | input sel7; | |
6197 | input muxtst; | |
6198 | output out; | |
6199 | ||
6200 | `ifdef LIB | |
6201 | `ifdef MUXOHTEST | |
6202 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6,sel7} | |
6203 | `endif | |
6204 | wire [8:0] sel = {muxtst,sel7,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
6205 | ||
6206 | assign out = (sel[7:0] == 8'b00000001) ? in0: | |
6207 | (sel[7:0] == 8'b00000010) ? in1: | |
6208 | (sel[7:0] == 8'b00000100) ? in2: | |
6209 | (sel[7:0] == 8'b00001000) ? in3: | |
6210 | (sel[7:0] == 8'b00010000) ? in4: | |
6211 | (sel[7:0] == 8'b00100000) ? in5: | |
6212 | (sel[7:0] == 8'b01000000) ? in6: | |
6213 | (sel[7:0] == 8'b10000000) ? in7: | |
6214 | (sel[8:0] == 9'b000000000) ? 1'b1: | |
6215 | 1'bx; | |
6216 | `endif | |
6217 | endmodule | |
6218 | ||
6219 | module cl_dp1_mux8_24x( | |
6220 | in0, | |
6221 | in1, | |
6222 | in2, | |
6223 | in3, | |
6224 | in4, | |
6225 | in5, | |
6226 | in6, | |
6227 | in7, | |
6228 | sel0, | |
6229 | sel1, | |
6230 | sel2, | |
6231 | sel3, | |
6232 | sel4, | |
6233 | sel5, | |
6234 | sel6, | |
6235 | sel7, | |
6236 | muxtst, | |
6237 | out | |
6238 | ); | |
6239 | ||
6240 | ||
6241 | ||
6242 | ||
6243 | input in0; | |
6244 | input in1; | |
6245 | input in2; | |
6246 | input in3; | |
6247 | input in4; | |
6248 | input in5; | |
6249 | input in6; | |
6250 | input in7; | |
6251 | input sel0; | |
6252 | input sel1; | |
6253 | input sel2; | |
6254 | input sel3; | |
6255 | input sel4; | |
6256 | input sel5; | |
6257 | input sel6; | |
6258 | input sel7; | |
6259 | input muxtst; | |
6260 | output out; | |
6261 | ||
6262 | `ifdef LIB | |
6263 | `ifdef MUXOHTEST | |
6264 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6,sel7} | |
6265 | `endif | |
6266 | wire [8:0] sel = {muxtst,sel7,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
6267 | ||
6268 | assign out = (sel[7:0] == 8'b00000001) ? in0: | |
6269 | (sel[7:0] == 8'b00000010) ? in1: | |
6270 | (sel[7:0] == 8'b00000100) ? in2: | |
6271 | (sel[7:0] == 8'b00001000) ? in3: | |
6272 | (sel[7:0] == 8'b00010000) ? in4: | |
6273 | (sel[7:0] == 8'b00100000) ? in5: | |
6274 | (sel[7:0] == 8'b01000000) ? in6: | |
6275 | (sel[7:0] == 8'b10000000) ? in7: | |
6276 | (sel[8:0] == 9'b000000000) ? 1'b1: | |
6277 | 1'bx; | |
6278 | `endif | |
6279 | endmodule | |
6280 | ||
6281 | module cl_dp1_mux8_2x( | |
6282 | in0, | |
6283 | in1, | |
6284 | in2, | |
6285 | in3, | |
6286 | in4, | |
6287 | in5, | |
6288 | in6, | |
6289 | in7, | |
6290 | sel0, | |
6291 | sel1, | |
6292 | sel2, | |
6293 | sel3, | |
6294 | sel4, | |
6295 | sel5, | |
6296 | sel6, | |
6297 | sel7, | |
6298 | muxtst, | |
6299 | out | |
6300 | ); | |
6301 | ||
6302 | ||
6303 | ||
6304 | ||
6305 | input in0; | |
6306 | input in1; | |
6307 | input in2; | |
6308 | input in3; | |
6309 | input in4; | |
6310 | input in5; | |
6311 | input in6; | |
6312 | input in7; | |
6313 | input sel0; | |
6314 | input sel1; | |
6315 | input sel2; | |
6316 | input sel3; | |
6317 | input sel4; | |
6318 | input sel5; | |
6319 | input sel6; | |
6320 | input sel7; | |
6321 | input muxtst; | |
6322 | output out; | |
6323 | ||
6324 | `ifdef LIB | |
6325 | `ifdef MUXOHTEST | |
6326 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6,sel7} | |
6327 | `endif | |
6328 | wire [8:0] sel = {muxtst,sel7,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
6329 | ||
6330 | assign out = (sel[7:0] == 8'b00000001) ? in0: | |
6331 | (sel[7:0] == 8'b00000010) ? in1: | |
6332 | (sel[7:0] == 8'b00000100) ? in2: | |
6333 | (sel[7:0] == 8'b00001000) ? in3: | |
6334 | (sel[7:0] == 8'b00010000) ? in4: | |
6335 | (sel[7:0] == 8'b00100000) ? in5: | |
6336 | (sel[7:0] == 8'b01000000) ? in6: | |
6337 | (sel[7:0] == 8'b10000000) ? in7: | |
6338 | (sel[8:0] == 9'b000000000) ? 1'b1: | |
6339 | 1'bx; | |
6340 | `endif | |
6341 | endmodule | |
6342 | ||
6343 | module cl_dp1_mux8_32x( | |
6344 | in0, | |
6345 | in1, | |
6346 | in2, | |
6347 | in3, | |
6348 | in4, | |
6349 | in5, | |
6350 | in6, | |
6351 | in7, | |
6352 | sel0, | |
6353 | sel1, | |
6354 | sel2, | |
6355 | sel3, | |
6356 | sel4, | |
6357 | sel5, | |
6358 | sel6, | |
6359 | sel7, | |
6360 | muxtst, | |
6361 | out | |
6362 | ); | |
6363 | ||
6364 | ||
6365 | ||
6366 | ||
6367 | input in0; | |
6368 | input in1; | |
6369 | input in2; | |
6370 | input in3; | |
6371 | input in4; | |
6372 | input in5; | |
6373 | input in6; | |
6374 | input in7; | |
6375 | input sel0; | |
6376 | input sel1; | |
6377 | input sel2; | |
6378 | input sel3; | |
6379 | input sel4; | |
6380 | input sel5; | |
6381 | input sel6; | |
6382 | input sel7; | |
6383 | input muxtst; | |
6384 | output out; | |
6385 | ||
6386 | `ifdef LIB | |
6387 | `ifdef MUXOHTEST | |
6388 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6,sel7} | |
6389 | `endif | |
6390 | wire [8:0] sel = {muxtst,sel7,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
6391 | ||
6392 | assign out = (sel[7:0] == 8'b00000001) ? in0: | |
6393 | (sel[7:0] == 8'b00000010) ? in1: | |
6394 | (sel[7:0] == 8'b00000100) ? in2: | |
6395 | (sel[7:0] == 8'b00001000) ? in3: | |
6396 | (sel[7:0] == 8'b00010000) ? in4: | |
6397 | (sel[7:0] == 8'b00100000) ? in5: | |
6398 | (sel[7:0] == 8'b01000000) ? in6: | |
6399 | (sel[7:0] == 8'b10000000) ? in7: | |
6400 | (sel[8:0] == 9'b000000000) ? 1'b1: | |
6401 | 1'bx; | |
6402 | `endif | |
6403 | endmodule | |
6404 | ||
6405 | module cl_dp1_mux8_4x( | |
6406 | in0, | |
6407 | in1, | |
6408 | in2, | |
6409 | in3, | |
6410 | in4, | |
6411 | in5, | |
6412 | in6, | |
6413 | in7, | |
6414 | sel0, | |
6415 | sel1, | |
6416 | sel2, | |
6417 | sel3, | |
6418 | sel4, | |
6419 | sel5, | |
6420 | sel6, | |
6421 | sel7, | |
6422 | muxtst, | |
6423 | out | |
6424 | ); | |
6425 | ||
6426 | ||
6427 | ||
6428 | ||
6429 | input in0; | |
6430 | input in1; | |
6431 | input in2; | |
6432 | input in3; | |
6433 | input in4; | |
6434 | input in5; | |
6435 | input in6; | |
6436 | input in7; | |
6437 | input sel0; | |
6438 | input sel1; | |
6439 | input sel2; | |
6440 | input sel3; | |
6441 | input sel4; | |
6442 | input sel5; | |
6443 | input sel6; | |
6444 | input sel7; | |
6445 | input muxtst; | |
6446 | output out; | |
6447 | ||
6448 | `ifdef LIB | |
6449 | `ifdef MUXOHTEST | |
6450 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6,sel7} | |
6451 | `endif | |
6452 | wire [8:0] sel = {muxtst,sel7,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
6453 | ||
6454 | assign out = (sel[7:0] == 8'b00000001) ? in0: | |
6455 | (sel[7:0] == 8'b00000010) ? in1: | |
6456 | (sel[7:0] == 8'b00000100) ? in2: | |
6457 | (sel[7:0] == 8'b00001000) ? in3: | |
6458 | (sel[7:0] == 8'b00010000) ? in4: | |
6459 | (sel[7:0] == 8'b00100000) ? in5: | |
6460 | (sel[7:0] == 8'b01000000) ? in6: | |
6461 | (sel[7:0] == 8'b10000000) ? in7: | |
6462 | (sel[8:0] == 9'b000000000) ? 1'b1: | |
6463 | 1'bx; | |
6464 | `endif | |
6465 | endmodule | |
6466 | ||
6467 | module cl_dp1_mux8_6x( | |
6468 | in0, | |
6469 | in1, | |
6470 | in2, | |
6471 | in3, | |
6472 | in4, | |
6473 | in5, | |
6474 | in6, | |
6475 | in7, | |
6476 | sel0, | |
6477 | sel1, | |
6478 | sel2, | |
6479 | sel3, | |
6480 | sel4, | |
6481 | sel5, | |
6482 | sel6, | |
6483 | sel7, | |
6484 | muxtst, | |
6485 | out | |
6486 | ); | |
6487 | ||
6488 | ||
6489 | ||
6490 | ||
6491 | input in0; | |
6492 | input in1; | |
6493 | input in2; | |
6494 | input in3; | |
6495 | input in4; | |
6496 | input in5; | |
6497 | input in6; | |
6498 | input in7; | |
6499 | input sel0; | |
6500 | input sel1; | |
6501 | input sel2; | |
6502 | input sel3; | |
6503 | input sel4; | |
6504 | input sel5; | |
6505 | input sel6; | |
6506 | input sel7; | |
6507 | input muxtst; | |
6508 | output out; | |
6509 | ||
6510 | `ifdef LIB | |
6511 | `ifdef MUXOHTEST | |
6512 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6,sel7} | |
6513 | `endif | |
6514 | wire [8:0] sel = {muxtst,sel7,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
6515 | ||
6516 | assign out = (sel[7:0] == 8'b00000001) ? in0: | |
6517 | (sel[7:0] == 8'b00000010) ? in1: | |
6518 | (sel[7:0] == 8'b00000100) ? in2: | |
6519 | (sel[7:0] == 8'b00001000) ? in3: | |
6520 | (sel[7:0] == 8'b00010000) ? in4: | |
6521 | (sel[7:0] == 8'b00100000) ? in5: | |
6522 | (sel[7:0] == 8'b01000000) ? in6: | |
6523 | (sel[7:0] == 8'b10000000) ? in7: | |
6524 | (sel[8:0] == 9'b000000000) ? 1'b1: | |
6525 | 1'bx; | |
6526 | `endif | |
6527 | endmodule | |
6528 | ||
6529 | module cl_dp1_mux8_8x( | |
6530 | in0, | |
6531 | in1, | |
6532 | in2, | |
6533 | in3, | |
6534 | in4, | |
6535 | in5, | |
6536 | in6, | |
6537 | in7, | |
6538 | sel0, | |
6539 | sel1, | |
6540 | sel2, | |
6541 | sel3, | |
6542 | sel4, | |
6543 | sel5, | |
6544 | sel6, | |
6545 | sel7, | |
6546 | muxtst, | |
6547 | out | |
6548 | ); | |
6549 | ||
6550 | ||
6551 | ||
6552 | ||
6553 | input in0; | |
6554 | input in1; | |
6555 | input in2; | |
6556 | input in3; | |
6557 | input in4; | |
6558 | input in5; | |
6559 | input in6; | |
6560 | input in7; | |
6561 | input sel0; | |
6562 | input sel1; | |
6563 | input sel2; | |
6564 | input sel3; | |
6565 | input sel4; | |
6566 | input sel5; | |
6567 | input sel6; | |
6568 | input sel7; | |
6569 | input muxtst; | |
6570 | output out; | |
6571 | ||
6572 | `ifdef LIB | |
6573 | `ifdef MUXOHTEST | |
6574 | //0in one_hot -var {sel0,sel1,sel2,sel3,sel4,sel5,sel6,sel7} | |
6575 | `endif | |
6576 | wire [8:0] sel = {muxtst,sel7,sel6,sel5,sel4,sel3,sel2,sel1,sel0}; | |
6577 | ||
6578 | assign out = (sel[7:0] == 8'b00000001) ? in0: | |
6579 | (sel[7:0] == 8'b00000010) ? in1: | |
6580 | (sel[7:0] == 8'b00000100) ? in2: | |
6581 | (sel[7:0] == 8'b00001000) ? in3: | |
6582 | (sel[7:0] == 8'b00010000) ? in4: | |
6583 | (sel[7:0] == 8'b00100000) ? in5: | |
6584 | (sel[7:0] == 8'b01000000) ? in6: | |
6585 | (sel[7:0] == 8'b10000000) ? in7: | |
6586 | (sel[8:0] == 9'b000000000) ? 1'b1: | |
6587 | 1'bx; | |
6588 | `endif | |
6589 | endmodule | |
6590 | ||
6591 | ||
6592 | module cl_dp1_muxbuff2_16x ( | |
6593 | in0, | |
6594 | in1, | |
6595 | out0, | |
6596 | out1 | |
6597 | ); | |
6598 | input in0; | |
6599 | input in1; | |
6600 | output out0; | |
6601 | output out1; | |
6602 | ||
6603 | `ifdef LIB | |
6604 | //assign {out1,out0} = {in1,in0}; | |
6605 | buf (out1, in1); | |
6606 | buf (out0, in0); | |
6607 | ||
6608 | `endif | |
6609 | ||
6610 | endmodule | |
6611 | module cl_dp1_muxbuff2_32x ( | |
6612 | in0, | |
6613 | in1, | |
6614 | out0, | |
6615 | out1 | |
6616 | ); | |
6617 | input in0; | |
6618 | input in1; | |
6619 | output out0; | |
6620 | output out1; | |
6621 | ||
6622 | `ifdef LIB | |
6623 | //assign {out1,out0} = {in1,in0}; | |
6624 | buf (out1, in1); | |
6625 | buf (out0, in0); | |
6626 | `endif | |
6627 | ||
6628 | endmodule | |
6629 | module cl_dp1_muxbuff2_48x ( | |
6630 | in0, | |
6631 | in1, | |
6632 | out0, | |
6633 | out1 | |
6634 | ); | |
6635 | input in0; | |
6636 | input in1; | |
6637 | output out0; | |
6638 | output out1; | |
6639 | ||
6640 | `ifdef LIB | |
6641 | //assign {out1,out0} = {in1,in0}; | |
6642 | buf (out1, in1); | |
6643 | buf (out0, in0); | |
6644 | `endif | |
6645 | ||
6646 | endmodule | |
6647 | module cl_dp1_muxbuff2_64x ( | |
6648 | in0, | |
6649 | in1, | |
6650 | out0, | |
6651 | out1 | |
6652 | ); | |
6653 | input in0; | |
6654 | input in1; | |
6655 | output out0; | |
6656 | output out1; | |
6657 | ||
6658 | `ifdef LIB | |
6659 | //assign {out1,out0} = {in1,in0}; | |
6660 | buf (out1, in1); | |
6661 | buf (out0, in0); | |
6662 | `endif | |
6663 | ||
6664 | endmodule | |
6665 | ||
6666 | `ifdef FPGA | |
6667 | `else | |
6668 | ||
6669 | module cl_dp1_muxbuff2_8x ( | |
6670 | in0, | |
6671 | in1, | |
6672 | out0, | |
6673 | out1 | |
6674 | ); | |
6675 | input in0; | |
6676 | input in1; | |
6677 | output out0; | |
6678 | output out1; | |
6679 | ||
6680 | `ifdef LIB | |
6681 | //assign {out1,out0} = {in1,in0}; | |
6682 | buf (out1, in1); | |
6683 | buf (out0, in0); | |
6684 | `endif | |
6685 | ||
6686 | endmodule | |
6687 | ||
6688 | `endif // `ifdef FPGA | |
6689 | module cl_dp1_muxbuff3_16x ( | |
6690 | in0, | |
6691 | in1, | |
6692 | in2, | |
6693 | out0, | |
6694 | out1, | |
6695 | out2 | |
6696 | ); | |
6697 | input in0; | |
6698 | input in1; | |
6699 | input in2; | |
6700 | output out0; | |
6701 | output out1; | |
6702 | output out2; | |
6703 | ||
6704 | `ifdef LIB | |
6705 | //assign {out2,out1,out0} = {in2,in1,in0}; | |
6706 | buf (out2, in2); | |
6707 | buf (out1, in1); | |
6708 | buf (out0, in0); | |
6709 | `endif | |
6710 | ||
6711 | endmodule | |
6712 | module cl_dp1_muxbuff3_32x ( | |
6713 | in0, | |
6714 | in1, | |
6715 | in2, | |
6716 | out0, | |
6717 | out1, | |
6718 | out2 | |
6719 | ); | |
6720 | input in0; | |
6721 | input in1; | |
6722 | input in2; | |
6723 | output out0; | |
6724 | output out1; | |
6725 | output out2; | |
6726 | ||
6727 | `ifdef LIB | |
6728 | //assign {out2,out1,out0} = {in2,in1,in0}; | |
6729 | buf (out2, in2); | |
6730 | buf (out1, in1); | |
6731 | buf (out0, in0); | |
6732 | `endif | |
6733 | ||
6734 | endmodule | |
6735 | module cl_dp1_muxbuff3_48x ( | |
6736 | in0, | |
6737 | in1, | |
6738 | in2, | |
6739 | out0, | |
6740 | out1, | |
6741 | out2 | |
6742 | ); | |
6743 | input in0; | |
6744 | input in1; | |
6745 | input in2; | |
6746 | output out0; | |
6747 | output out1; | |
6748 | output out2; | |
6749 | ||
6750 | `ifdef LIB | |
6751 | //assign {out2,out1,out0} = {in2,in1,in0}; | |
6752 | buf (out2, in2); | |
6753 | buf (out1, in1); | |
6754 | buf (out0, in0); | |
6755 | `endif | |
6756 | ||
6757 | endmodule | |
6758 | module cl_dp1_muxbuff3_64x ( | |
6759 | in0, | |
6760 | in1, | |
6761 | in2, | |
6762 | out0, | |
6763 | out1, | |
6764 | out2 | |
6765 | ); | |
6766 | input in0; | |
6767 | input in1; | |
6768 | input in2; | |
6769 | output out0; | |
6770 | output out1; | |
6771 | output out2; | |
6772 | ||
6773 | `ifdef LIB | |
6774 | //assign {out2,out1,out0} = {in2,in1,in0}; | |
6775 | buf (out2, in2); | |
6776 | buf (out1, in1); | |
6777 | buf (out0, in0); | |
6778 | `endif | |
6779 | ||
6780 | endmodule | |
6781 | ||
6782 | module cl_dp1_muxbuff3_8x ( | |
6783 | in0, | |
6784 | in1, | |
6785 | in2, | |
6786 | out0, | |
6787 | out1, | |
6788 | out2 | |
6789 | ); | |
6790 | input in0; | |
6791 | input in1; | |
6792 | input in2; | |
6793 | output out0; | |
6794 | output out1; | |
6795 | output out2; | |
6796 | ||
6797 | `ifdef LIB | |
6798 | //assign {out2,out1,out0} = {in2,in1,in0}; | |
6799 | buf (out2, in2); | |
6800 | buf (out1, in1); | |
6801 | buf (out0, in0); | |
6802 | `endif | |
6803 | ||
6804 | endmodule | |
6805 | module cl_dp1_muxbuff4_16x ( | |
6806 | in0, | |
6807 | in1, | |
6808 | in2, | |
6809 | in3, | |
6810 | out0, | |
6811 | out1, | |
6812 | out2, | |
6813 | out3 | |
6814 | ); | |
6815 | input in0; | |
6816 | input in1; | |
6817 | input in2; | |
6818 | input in3; | |
6819 | output out0; | |
6820 | output out1; | |
6821 | output out2; | |
6822 | output out3; | |
6823 | ||
6824 | `ifdef LIB | |
6825 | //assign {out3,out2,out1,out0} = {in3,in2,in1,in0}; | |
6826 | buf (out3, in3); | |
6827 | buf (out2, in2); | |
6828 | buf (out1, in1); | |
6829 | buf (out0, in0); | |
6830 | `endif | |
6831 | ||
6832 | endmodule | |
6833 | module cl_dp1_muxbuff4_32x ( | |
6834 | in0, | |
6835 | in1, | |
6836 | in2, | |
6837 | in3, | |
6838 | out0, | |
6839 | out1, | |
6840 | out2, | |
6841 | out3 | |
6842 | ); | |
6843 | input in0; | |
6844 | input in1; | |
6845 | input in2; | |
6846 | input in3; | |
6847 | output out0; | |
6848 | output out1; | |
6849 | output out2; | |
6850 | output out3; | |
6851 | ||
6852 | `ifdef LIB | |
6853 | //assign {out3,out2,out1,out0} = {in3,in2,in1,in0}; | |
6854 | buf (out3, in3); | |
6855 | buf (out2, in2); | |
6856 | buf (out1, in1); | |
6857 | buf (out0, in0); | |
6858 | `endif | |
6859 | ||
6860 | endmodule | |
6861 | module cl_dp1_muxbuff4_48x ( | |
6862 | in0, | |
6863 | in1, | |
6864 | in2, | |
6865 | in3, | |
6866 | out0, | |
6867 | out1, | |
6868 | out2, | |
6869 | out3 | |
6870 | ); | |
6871 | input in0; | |
6872 | input in1; | |
6873 | input in2; | |
6874 | input in3; | |
6875 | output out0; | |
6876 | output out1; | |
6877 | output out2; | |
6878 | output out3; | |
6879 | ||
6880 | `ifdef LIB | |
6881 | //assign {out3,out2,out1,out0} = {in3,in2,in1,in0}; | |
6882 | buf (out3, in3); | |
6883 | buf (out2, in2); | |
6884 | buf (out1, in1); | |
6885 | buf (out0, in0); | |
6886 | `endif | |
6887 | ||
6888 | endmodule | |
6889 | module cl_dp1_muxbuff4_64x ( | |
6890 | in0, | |
6891 | in1, | |
6892 | in2, | |
6893 | in3, | |
6894 | out0, | |
6895 | out1, | |
6896 | out2, | |
6897 | out3 | |
6898 | ); | |
6899 | input in0; | |
6900 | input in1; | |
6901 | input in2; | |
6902 | input in3; | |
6903 | output out0; | |
6904 | output out1; | |
6905 | output out2; | |
6906 | output out3; | |
6907 | ||
6908 | `ifdef LIB | |
6909 | //assign {out3,out2,out1,out0} = {in3,in2,in1,in0}; | |
6910 | buf (out3, in3); | |
6911 | buf (out2, in2); | |
6912 | buf (out1, in1); | |
6913 | buf (out0, in0); | |
6914 | `endif | |
6915 | ||
6916 | endmodule | |
6917 | ||
6918 | module cl_dp1_muxbuff4_8x ( | |
6919 | in0, | |
6920 | in1, | |
6921 | in2, | |
6922 | in3, | |
6923 | out0, | |
6924 | out1, | |
6925 | out2, | |
6926 | out3 | |
6927 | ); | |
6928 | input in0; | |
6929 | input in1; | |
6930 | input in2; | |
6931 | input in3; | |
6932 | output out0; | |
6933 | output out1; | |
6934 | output out2; | |
6935 | output out3; | |
6936 | ||
6937 | `ifdef LIB | |
6938 | //assign {out3,out2,out1,out0} = {in3,in2,in1,in0}; | |
6939 | buf (out3, in3); | |
6940 | buf (out2, in2); | |
6941 | buf (out1, in1); | |
6942 | buf (out0, in0); | |
6943 | `endif | |
6944 | ||
6945 | endmodule | |
6946 | module cl_dp1_muxbuff5_16x ( | |
6947 | in0, | |
6948 | in1, | |
6949 | in2, | |
6950 | in3, | |
6951 | in4, | |
6952 | out0, | |
6953 | out1, | |
6954 | out2, | |
6955 | out3, | |
6956 | out4 | |
6957 | ); | |
6958 | input in0; | |
6959 | input in1; | |
6960 | input in2; | |
6961 | input in3; | |
6962 | input in4; | |
6963 | output out0; | |
6964 | output out1; | |
6965 | output out2; | |
6966 | output out3; | |
6967 | output out4; | |
6968 | ||
6969 | `ifdef LIB | |
6970 | //assign {out4,out3,out2,out1,out0} = {in4,in3,in2,in1,in0}; | |
6971 | buf (out4, in4); | |
6972 | buf (out3, in3); | |
6973 | buf (out2, in2); | |
6974 | buf (out1, in1); | |
6975 | buf (out0, in0); | |
6976 | `endif | |
6977 | ||
6978 | endmodule | |
6979 | module cl_dp1_muxbuff5_32x ( | |
6980 | in0, | |
6981 | in1, | |
6982 | in2, | |
6983 | in3, | |
6984 | in4, | |
6985 | out0, | |
6986 | out1, | |
6987 | out2, | |
6988 | out3, | |
6989 | out4 | |
6990 | ); | |
6991 | input in0; | |
6992 | input in1; | |
6993 | input in2; | |
6994 | input in3; | |
6995 | input in4; | |
6996 | output out0; | |
6997 | output out1; | |
6998 | output out2; | |
6999 | output out3; | |
7000 | output out4; | |
7001 | ||
7002 | `ifdef LIB | |
7003 | //assign {out4,out3,out2,out1,out0} = {in4,in3,in2,in1,in0}; | |
7004 | buf (out4, in4); | |
7005 | buf (out3, in3); | |
7006 | buf (out2, in2); | |
7007 | buf (out1, in1); | |
7008 | buf (out0, in0); | |
7009 | `endif | |
7010 | ||
7011 | endmodule | |
7012 | module cl_dp1_muxbuff5_48x ( | |
7013 | in0, | |
7014 | in1, | |
7015 | in2, | |
7016 | in3, | |
7017 | in4, | |
7018 | out0, | |
7019 | out1, | |
7020 | out2, | |
7021 | out3, | |
7022 | out4 | |
7023 | ); | |
7024 | input in0; | |
7025 | input in1; | |
7026 | input in2; | |
7027 | input in3; | |
7028 | input in4; | |
7029 | output out0; | |
7030 | output out1; | |
7031 | output out2; | |
7032 | output out3; | |
7033 | output out4; | |
7034 | ||
7035 | `ifdef LIB | |
7036 | //assign {out4,out3,out2,out1,out0} = {in4,in3,in2,in1,in0}; | |
7037 | buf (out4, in4); | |
7038 | buf (out3, in3); | |
7039 | buf (out2, in2); | |
7040 | buf (out1, in1); | |
7041 | buf (out0, in0); | |
7042 | `endif | |
7043 | ||
7044 | endmodule | |
7045 | module cl_dp1_muxbuff5_64x ( | |
7046 | in0, | |
7047 | in1, | |
7048 | in2, | |
7049 | in3, | |
7050 | in4, | |
7051 | out0, | |
7052 | out1, | |
7053 | out2, | |
7054 | out3, | |
7055 | out4 | |
7056 | ); | |
7057 | input in0; | |
7058 | input in1; | |
7059 | input in2; | |
7060 | input in3; | |
7061 | input in4; | |
7062 | output out0; | |
7063 | output out1; | |
7064 | output out2; | |
7065 | output out3; | |
7066 | output out4; | |
7067 | ||
7068 | `ifdef LIB | |
7069 | //assign {out4,out3,out2,out1,out0} = {in4,in3,in2,in1,in0}; | |
7070 | buf (out4, in4); | |
7071 | buf (out3, in3); | |
7072 | buf (out2, in2); | |
7073 | buf (out1, in1); | |
7074 | buf (out0, in0); | |
7075 | `endif | |
7076 | ||
7077 | endmodule | |
7078 | ||
7079 | module cl_dp1_muxbuff5_8x ( | |
7080 | in0, | |
7081 | in1, | |
7082 | in2, | |
7083 | in3, | |
7084 | in4, | |
7085 | out0, | |
7086 | out1, | |
7087 | out2, | |
7088 | out3, | |
7089 | out4 | |
7090 | ); | |
7091 | input in0; | |
7092 | input in1; | |
7093 | input in2; | |
7094 | input in3; | |
7095 | input in4; | |
7096 | output out0; | |
7097 | output out1; | |
7098 | output out2; | |
7099 | output out3; | |
7100 | output out4; | |
7101 | ||
7102 | `ifdef LIB | |
7103 | //assign {out4,out3,out2,out1,out0} = {in4,in3,in2,in1,in0}; | |
7104 | buf (out4, in4); | |
7105 | buf (out3, in3); | |
7106 | buf (out2, in2); | |
7107 | buf (out1, in1); | |
7108 | buf (out0, in0); | |
7109 | `endif | |
7110 | ||
7111 | endmodule | |
7112 | module cl_dp1_muxbuff6_16x ( | |
7113 | in0, | |
7114 | in1, | |
7115 | in2, | |
7116 | in3, | |
7117 | in4, | |
7118 | in5, | |
7119 | out0, | |
7120 | out1, | |
7121 | out2, | |
7122 | out3, | |
7123 | out4, | |
7124 | out5 | |
7125 | ); | |
7126 | input in0; | |
7127 | input in1; | |
7128 | input in2; | |
7129 | input in3; | |
7130 | input in4; | |
7131 | input in5; | |
7132 | output out0; | |
7133 | output out1; | |
7134 | output out2; | |
7135 | output out3; | |
7136 | output out4; | |
7137 | output out5; | |
7138 | ||
7139 | `ifdef LIB | |
7140 | //assign {out5,out4,out3,out2,out1,out0} = {in5,in4,in3,in2,in1,in0}; | |
7141 | buf (out5, in5); | |
7142 | buf (out4, in4); | |
7143 | buf (out3, in3); | |
7144 | buf (out2, in2); | |
7145 | buf (out1, in1); | |
7146 | buf (out0, in0); | |
7147 | `endif | |
7148 | ||
7149 | endmodule | |
7150 | module cl_dp1_muxbuff6_32x ( | |
7151 | in0, | |
7152 | in1, | |
7153 | in2, | |
7154 | in3, | |
7155 | in4, | |
7156 | in5, | |
7157 | out0, | |
7158 | out1, | |
7159 | out2, | |
7160 | out3, | |
7161 | out4, | |
7162 | out5 | |
7163 | ); | |
7164 | input in0; | |
7165 | input in1; | |
7166 | input in2; | |
7167 | input in3; | |
7168 | input in4; | |
7169 | input in5; | |
7170 | output out0; | |
7171 | output out1; | |
7172 | output out2; | |
7173 | output out3; | |
7174 | output out4; | |
7175 | output out5; | |
7176 | ||
7177 | `ifdef LIB | |
7178 | //assign {out5,out4,out3,out2,out1,out0} = {in5,in4,in3,in2,in1,in0}; | |
7179 | buf (out5, in5); | |
7180 | buf (out4, in4); | |
7181 | buf (out3, in3); | |
7182 | buf (out2, in2); | |
7183 | buf (out1, in1); | |
7184 | buf (out0, in0); | |
7185 | `endif | |
7186 | ||
7187 | endmodule | |
7188 | module cl_dp1_muxbuff6_48x ( | |
7189 | in0, | |
7190 | in1, | |
7191 | in2, | |
7192 | in3, | |
7193 | in4, | |
7194 | in5, | |
7195 | out0, | |
7196 | out1, | |
7197 | out2, | |
7198 | out3, | |
7199 | out4, | |
7200 | out5 | |
7201 | ); | |
7202 | input in0; | |
7203 | input in1; | |
7204 | input in2; | |
7205 | input in3; | |
7206 | input in4; | |
7207 | input in5; | |
7208 | output out0; | |
7209 | output out1; | |
7210 | output out2; | |
7211 | output out3; | |
7212 | output out4; | |
7213 | output out5; | |
7214 | ||
7215 | `ifdef LIB | |
7216 | //assign {out5,out4,out3,out2,out1,out0} = {in5,in4,in3,in2,in1,in0}; | |
7217 | buf (out5, in5); | |
7218 | buf (out4, in4); | |
7219 | buf (out3, in3); | |
7220 | buf (out2, in2); | |
7221 | buf (out1, in1); | |
7222 | buf (out0, in0); | |
7223 | `endif | |
7224 | ||
7225 | endmodule | |
7226 | module cl_dp1_muxbuff6_64x ( | |
7227 | in0, | |
7228 | in1, | |
7229 | in2, | |
7230 | in3, | |
7231 | in4, | |
7232 | in5, | |
7233 | out0, | |
7234 | out1, | |
7235 | out2, | |
7236 | out3, | |
7237 | out4, | |
7238 | out5 | |
7239 | ); | |
7240 | input in0; | |
7241 | input in1; | |
7242 | input in2; | |
7243 | input in3; | |
7244 | input in4; | |
7245 | input in5; | |
7246 | output out0; | |
7247 | output out1; | |
7248 | output out2; | |
7249 | output out3; | |
7250 | output out4; | |
7251 | output out5; | |
7252 | ||
7253 | `ifdef LIB | |
7254 | //assign {out5,out4,out3,out2,out1,out0} = {in5,in4,in3,in2,in1,in0}; | |
7255 | buf (out5, in5); | |
7256 | buf (out4, in4); | |
7257 | buf (out3, in3); | |
7258 | buf (out2, in2); | |
7259 | buf (out1, in1); | |
7260 | buf (out0, in0); | |
7261 | `endif | |
7262 | ||
7263 | endmodule | |
7264 | ||
7265 | module cl_dp1_muxbuff6_8x ( | |
7266 | in0, | |
7267 | in1, | |
7268 | in2, | |
7269 | in3, | |
7270 | in4, | |
7271 | in5, | |
7272 | out0, | |
7273 | out1, | |
7274 | out2, | |
7275 | out3, | |
7276 | out4, | |
7277 | out5 | |
7278 | ); | |
7279 | input in0; | |
7280 | input in1; | |
7281 | input in2; | |
7282 | input in3; | |
7283 | input in4; | |
7284 | input in5; | |
7285 | output out0; | |
7286 | output out1; | |
7287 | output out2; | |
7288 | output out3; | |
7289 | output out4; | |
7290 | output out5; | |
7291 | ||
7292 | `ifdef LIB | |
7293 | //assign {out5,out4,out3,out2,out1,out0} = {in5,in4,in3,in2,in1,in0}; | |
7294 | buf (out5, in5); | |
7295 | buf (out4, in4); | |
7296 | buf (out3, in3); | |
7297 | buf (out2, in2); | |
7298 | buf (out1, in1); | |
7299 | buf (out0, in0); | |
7300 | `endif | |
7301 | ||
7302 | endmodule | |
7303 | module cl_dp1_muxbuff7_16x ( | |
7304 | in0, | |
7305 | in1, | |
7306 | in2, | |
7307 | in3, | |
7308 | in4, | |
7309 | in5, | |
7310 | in6, | |
7311 | out0, | |
7312 | out1, | |
7313 | out2, | |
7314 | out3, | |
7315 | out4, | |
7316 | out5, | |
7317 | out6 | |
7318 | ); | |
7319 | input in0; | |
7320 | input in1; | |
7321 | input in2; | |
7322 | input in3; | |
7323 | input in4; | |
7324 | input in5; | |
7325 | input in6; | |
7326 | output out0; | |
7327 | output out1; | |
7328 | output out2; | |
7329 | output out3; | |
7330 | output out4; | |
7331 | output out5; | |
7332 | output out6; | |
7333 | ||
7334 | `ifdef LIB | |
7335 | //assign {out6,out5,out4,out3,out2,out1,out0} = {in6,in5,in4,in3,in2,in1,in0}; | |
7336 | buf (out6, in6); | |
7337 | buf (out5, in5); | |
7338 | buf (out4, in4); | |
7339 | buf (out3, in3); | |
7340 | buf (out2, in2); | |
7341 | buf (out1, in1); | |
7342 | buf (out0, in0); | |
7343 | `endif | |
7344 | ||
7345 | endmodule | |
7346 | module cl_dp1_muxbuff7_32x ( | |
7347 | in0, | |
7348 | in1, | |
7349 | in2, | |
7350 | in3, | |
7351 | in4, | |
7352 | in5, | |
7353 | in6, | |
7354 | out0, | |
7355 | out1, | |
7356 | out2, | |
7357 | out3, | |
7358 | out4, | |
7359 | out5, | |
7360 | out6 | |
7361 | ); | |
7362 | input in0; | |
7363 | input in1; | |
7364 | input in2; | |
7365 | input in3; | |
7366 | input in4; | |
7367 | input in5; | |
7368 | input in6; | |
7369 | output out0; | |
7370 | output out1; | |
7371 | output out2; | |
7372 | output out3; | |
7373 | output out4; | |
7374 | output out5; | |
7375 | output out6; | |
7376 | ||
7377 | `ifdef LIB | |
7378 | //assign {out6,out5,out4,out3,out2,out1,out0} = {in6,in5,in4,in3,in2,in1,in0}; | |
7379 | buf (out6, in6); | |
7380 | buf (out5, in5); | |
7381 | buf (out4, in4); | |
7382 | buf (out3, in3); | |
7383 | buf (out2, in2); | |
7384 | buf (out1, in1); | |
7385 | buf (out0, in0); | |
7386 | `endif | |
7387 | ||
7388 | endmodule | |
7389 | module cl_dp1_muxbuff7_48x ( | |
7390 | in0, | |
7391 | in1, | |
7392 | in2, | |
7393 | in3, | |
7394 | in4, | |
7395 | in5, | |
7396 | in6, | |
7397 | out0, | |
7398 | out1, | |
7399 | out2, | |
7400 | out3, | |
7401 | out4, | |
7402 | out5, | |
7403 | out6 | |
7404 | ); | |
7405 | input in0; | |
7406 | input in1; | |
7407 | input in2; | |
7408 | input in3; | |
7409 | input in4; | |
7410 | input in5; | |
7411 | input in6; | |
7412 | output out0; | |
7413 | output out1; | |
7414 | output out2; | |
7415 | output out3; | |
7416 | output out4; | |
7417 | output out5; | |
7418 | output out6; | |
7419 | ||
7420 | `ifdef LIB | |
7421 | //assign {out6,out5,out4,out3,out2,out1,out0} = {in6,in5,in4,in3,in2,in1,in0}; | |
7422 | buf (out6, in6); | |
7423 | buf (out5, in5); | |
7424 | buf (out4, in4); | |
7425 | buf (out3, in3); | |
7426 | buf (out2, in2); | |
7427 | buf (out1, in1); | |
7428 | buf (out0, in0); | |
7429 | `endif | |
7430 | ||
7431 | endmodule | |
7432 | module cl_dp1_muxbuff7_64x ( | |
7433 | in0, | |
7434 | in1, | |
7435 | in2, | |
7436 | in3, | |
7437 | in4, | |
7438 | in5, | |
7439 | in6, | |
7440 | out0, | |
7441 | out1, | |
7442 | out2, | |
7443 | out3, | |
7444 | out4, | |
7445 | out5, | |
7446 | out6 | |
7447 | ); | |
7448 | input in0; | |
7449 | input in1; | |
7450 | input in2; | |
7451 | input in3; | |
7452 | input in4; | |
7453 | input in5; | |
7454 | input in6; | |
7455 | output out0; | |
7456 | output out1; | |
7457 | output out2; | |
7458 | output out3; | |
7459 | output out4; | |
7460 | output out5; | |
7461 | output out6; | |
7462 | ||
7463 | `ifdef LIB | |
7464 | //assign {out6,out5,out4,out3,out2,out1,out0} = {in6,in5,in4,in3,in2,in1,in0}; | |
7465 | buf (out6, in6); | |
7466 | buf (out5, in5); | |
7467 | buf (out4, in4); | |
7468 | buf (out3, in3); | |
7469 | buf (out2, in2); | |
7470 | buf (out1, in1); | |
7471 | buf (out0, in0); | |
7472 | `endif | |
7473 | ||
7474 | endmodule | |
7475 | ||
7476 | module cl_dp1_muxbuff7_8x ( | |
7477 | in0, | |
7478 | in1, | |
7479 | in2, | |
7480 | in3, | |
7481 | in4, | |
7482 | in5, | |
7483 | in6, | |
7484 | out0, | |
7485 | out1, | |
7486 | out2, | |
7487 | out3, | |
7488 | out4, | |
7489 | out5, | |
7490 | out6 | |
7491 | ); | |
7492 | input in0; | |
7493 | input in1; | |
7494 | input in2; | |
7495 | input in3; | |
7496 | input in4; | |
7497 | input in5; | |
7498 | input in6; | |
7499 | output out0; | |
7500 | output out1; | |
7501 | output out2; | |
7502 | output out3; | |
7503 | output out4; | |
7504 | output out5; | |
7505 | output out6; | |
7506 | ||
7507 | `ifdef LIB | |
7508 | //assign {out6,out5,out4,out3,out2,out1,out0} = {in6,in5,in4,in3,in2,in1,in0}; | |
7509 | buf (out6, in6); | |
7510 | buf (out5, in5); | |
7511 | buf (out4, in4); | |
7512 | buf (out3, in3); | |
7513 | buf (out2, in2); | |
7514 | buf (out1, in1); | |
7515 | buf (out0, in0); | |
7516 | `endif | |
7517 | ||
7518 | endmodule | |
7519 | module cl_dp1_muxbuff8_16x ( | |
7520 | in0, | |
7521 | in1, | |
7522 | in2, | |
7523 | in3, | |
7524 | in4, | |
7525 | in5, | |
7526 | in6, | |
7527 | in7, | |
7528 | out0, | |
7529 | out1, | |
7530 | out2, | |
7531 | out3, | |
7532 | out4, | |
7533 | out5, | |
7534 | out6, | |
7535 | out7 | |
7536 | ); | |
7537 | input in0; | |
7538 | input in1; | |
7539 | input in2; | |
7540 | input in3; | |
7541 | input in4; | |
7542 | input in5; | |
7543 | input in6; | |
7544 | input in7; | |
7545 | output out0; | |
7546 | output out1; | |
7547 | output out2; | |
7548 | output out3; | |
7549 | output out4; | |
7550 | output out5; | |
7551 | output out6; | |
7552 | output out7; | |
7553 | ||
7554 | `ifdef LIB | |
7555 | //assign {out7,out6,out5,out4,out3,out2,out1,out0} = {in7,in6,in5,in4,in3,in2,in1,in0}; | |
7556 | buf (out7, in7); | |
7557 | buf (out6, in6); | |
7558 | buf (out5, in5); | |
7559 | buf (out4, in4); | |
7560 | buf (out3, in3); | |
7561 | buf (out2, in2); | |
7562 | buf (out1, in1); | |
7563 | buf (out0, in0); | |
7564 | `endif | |
7565 | ||
7566 | endmodule | |
7567 | module cl_dp1_muxbuff8_32x ( | |
7568 | in0, | |
7569 | in1, | |
7570 | in2, | |
7571 | in3, | |
7572 | in4, | |
7573 | in5, | |
7574 | in6, | |
7575 | in7, | |
7576 | out0, | |
7577 | out1, | |
7578 | out2, | |
7579 | out3, | |
7580 | out4, | |
7581 | out5, | |
7582 | out6, | |
7583 | out7 | |
7584 | ); | |
7585 | input in0; | |
7586 | input in1; | |
7587 | input in2; | |
7588 | input in3; | |
7589 | input in4; | |
7590 | input in5; | |
7591 | input in6; | |
7592 | input in7; | |
7593 | output out0; | |
7594 | output out1; | |
7595 | output out2; | |
7596 | output out3; | |
7597 | output out4; | |
7598 | output out5; | |
7599 | output out6; | |
7600 | output out7; | |
7601 | ||
7602 | `ifdef LIB | |
7603 | //assign {out7,out6,out5,out4,out3,out2,out1,out0} = {in7,in6,in5,in4,in3,in2,in1,in0}; | |
7604 | buf (out7, in7); | |
7605 | buf (out6, in6); | |
7606 | buf (out5, in5); | |
7607 | buf (out4, in4); | |
7608 | buf (out3, in3); | |
7609 | buf (out2, in2); | |
7610 | buf (out1, in1); | |
7611 | buf (out0, in0); | |
7612 | `endif | |
7613 | ||
7614 | endmodule | |
7615 | module cl_dp1_muxbuff8_48x ( | |
7616 | in0, | |
7617 | in1, | |
7618 | in2, | |
7619 | in3, | |
7620 | in4, | |
7621 | in5, | |
7622 | in6, | |
7623 | in7, | |
7624 | out0, | |
7625 | out1, | |
7626 | out2, | |
7627 | out3, | |
7628 | out4, | |
7629 | out5, | |
7630 | out6, | |
7631 | out7 | |
7632 | ); | |
7633 | input in0; | |
7634 | input in1; | |
7635 | input in2; | |
7636 | input in3; | |
7637 | input in4; | |
7638 | input in5; | |
7639 | input in6; | |
7640 | input in7; | |
7641 | output out0; | |
7642 | output out1; | |
7643 | output out2; | |
7644 | output out3; | |
7645 | output out4; | |
7646 | output out5; | |
7647 | output out6; | |
7648 | output out7; | |
7649 | ||
7650 | `ifdef LIB | |
7651 | //assign {out7,out6,out5,out4,out3,out2,out1,out0} = {in7,in6,in5,in4,in3,in2,in1,in0}; | |
7652 | buf (out7, in7); | |
7653 | buf (out6, in6); | |
7654 | buf (out5, in5); | |
7655 | buf (out4, in4); | |
7656 | buf (out3, in3); | |
7657 | buf (out2, in2); | |
7658 | buf (out1, in1); | |
7659 | buf (out0, in0); | |
7660 | `endif | |
7661 | ||
7662 | endmodule | |
7663 | module cl_dp1_muxbuff8_64x ( | |
7664 | in0, | |
7665 | in1, | |
7666 | in2, | |
7667 | in3, | |
7668 | in4, | |
7669 | in5, | |
7670 | in6, | |
7671 | in7, | |
7672 | out0, | |
7673 | out1, | |
7674 | out2, | |
7675 | out3, | |
7676 | out4, | |
7677 | out5, | |
7678 | out6, | |
7679 | out7 | |
7680 | ); | |
7681 | input in0; | |
7682 | input in1; | |
7683 | input in2; | |
7684 | input in3; | |
7685 | input in4; | |
7686 | input in5; | |
7687 | input in6; | |
7688 | input in7; | |
7689 | output out0; | |
7690 | output out1; | |
7691 | output out2; | |
7692 | output out3; | |
7693 | output out4; | |
7694 | output out5; | |
7695 | output out6; | |
7696 | output out7; | |
7697 | ||
7698 | `ifdef LIB | |
7699 | //assign {out7,out6,out5,out4,out3,out2,out1,out0} = {in7,in6,in5,in4,in3,in2,in1,in0}; | |
7700 | buf (out7, in7); | |
7701 | buf (out6, in6); | |
7702 | buf (out5, in5); | |
7703 | buf (out4, in4); | |
7704 | buf (out3, in3); | |
7705 | buf (out2, in2); | |
7706 | buf (out1, in1); | |
7707 | buf (out0, in0); | |
7708 | `endif | |
7709 | ||
7710 | endmodule | |
7711 | ||
7712 | module cl_dp1_muxbuff8_8x ( | |
7713 | in0, | |
7714 | in1, | |
7715 | in2, | |
7716 | in3, | |
7717 | in4, | |
7718 | in5, | |
7719 | in6, | |
7720 | in7, | |
7721 | out0, | |
7722 | out1, | |
7723 | out2, | |
7724 | out3, | |
7725 | out4, | |
7726 | out5, | |
7727 | out6, | |
7728 | out7 | |
7729 | ); | |
7730 | input in0; | |
7731 | input in1; | |
7732 | input in2; | |
7733 | input in3; | |
7734 | input in4; | |
7735 | input in5; | |
7736 | input in6; | |
7737 | input in7; | |
7738 | output out0; | |
7739 | output out1; | |
7740 | output out2; | |
7741 | output out3; | |
7742 | output out4; | |
7743 | output out5; | |
7744 | output out6; | |
7745 | output out7; | |
7746 | ||
7747 | `ifdef LIB | |
7748 | //assign {out7,out6,out5,out4,out3,out2,out1,out0} = {in7,in6,in5,in4,in3,in2,in1,in0}; | |
7749 | buf (out7, in7); | |
7750 | buf (out6, in6); | |
7751 | buf (out5, in5); | |
7752 | buf (out4, in4); | |
7753 | buf (out3, in3); | |
7754 | buf (out2, in2); | |
7755 | buf (out1, in1); | |
7756 | buf (out0, in0); | |
7757 | `endif | |
7758 | ||
7759 | endmodule | |
7760 | module cl_dp1_muxinv2_16x ( | |
7761 | in0, | |
7762 | in1, | |
7763 | out0, | |
7764 | out1 | |
7765 | ); | |
7766 | input in0; | |
7767 | input in1; | |
7768 | output out0; | |
7769 | output out1; | |
7770 | ||
7771 | `ifdef LIB | |
7772 | //assign {out1,out0} = ~{in1,in0}; | |
7773 | not (out0, in0); | |
7774 | not (out1, in1); | |
7775 | `endif | |
7776 | ||
7777 | endmodule | |
7778 | module cl_dp1_muxinv2_32x ( | |
7779 | in0, | |
7780 | in1, | |
7781 | out0, | |
7782 | out1 | |
7783 | ); | |
7784 | input in0; | |
7785 | input in1; | |
7786 | output out0; | |
7787 | output out1; | |
7788 | ||
7789 | `ifdef LIB | |
7790 | //assign {out1,out0} = ~{in1,in0}; | |
7791 | not (out0, in0); | |
7792 | not (out1, in1); | |
7793 | `endif | |
7794 | ||
7795 | endmodule | |
7796 | module cl_dp1_muxinv2_48x ( | |
7797 | in0, | |
7798 | in1, | |
7799 | out0, | |
7800 | out1 | |
7801 | ); | |
7802 | input in0; | |
7803 | input in1; | |
7804 | output out0; | |
7805 | output out1; | |
7806 | ||
7807 | `ifdef LIB | |
7808 | //assign {out1,out0} = ~{in1,in0}; | |
7809 | not (out0, in0); | |
7810 | not (out1, in1); | |
7811 | `endif | |
7812 | ||
7813 | endmodule | |
7814 | module cl_dp1_muxinv2_64x ( | |
7815 | in0, | |
7816 | in1, | |
7817 | out0, | |
7818 | out1 | |
7819 | ); | |
7820 | input in0; | |
7821 | input in1; | |
7822 | output out0; | |
7823 | output out1; | |
7824 | ||
7825 | `ifdef LIB | |
7826 | //assign {out1,out0} = ~{in1,in0}; | |
7827 | not (out0, in0); | |
7828 | not (out1, in1); | |
7829 | `endif | |
7830 | ||
7831 | endmodule | |
7832 | ||
7833 | module cl_dp1_muxinv2_8x ( | |
7834 | in0, | |
7835 | in1, | |
7836 | out0, | |
7837 | out1 | |
7838 | ); | |
7839 | input in0; | |
7840 | input in1; | |
7841 | output out0; | |
7842 | output out1; | |
7843 | ||
7844 | `ifdef LIB | |
7845 | //assign {out1,out0} = ~{in1,in0}; | |
7846 | not (out0, in0); | |
7847 | not (out1, in1); | |
7848 | `endif | |
7849 | ||
7850 | endmodule | |
7851 | module cl_dp1_muxinv3_16x ( | |
7852 | in0, | |
7853 | in1, | |
7854 | in2, | |
7855 | out0, | |
7856 | out1, | |
7857 | out2 | |
7858 | ); | |
7859 | input in0; | |
7860 | input in1; | |
7861 | input in2; | |
7862 | output out0; | |
7863 | output out1; | |
7864 | output out2; | |
7865 | ||
7866 | `ifdef LIB | |
7867 | //assign {out2,out1,out0} = ~{in2,in1,in0}; | |
7868 | not (out0, in0); | |
7869 | not (out1, in1); | |
7870 | not (out2, in2); | |
7871 | `endif | |
7872 | ||
7873 | endmodule | |
7874 | module cl_dp1_muxinv3_32x ( | |
7875 | in0, | |
7876 | in1, | |
7877 | in2, | |
7878 | out0, | |
7879 | out1, | |
7880 | out2 | |
7881 | ); | |
7882 | input in0; | |
7883 | input in1; | |
7884 | input in2; | |
7885 | output out0; | |
7886 | output out1; | |
7887 | output out2; | |
7888 | ||
7889 | `ifdef LIB | |
7890 | //assign {out2,out1,out0} = ~{in2,in1,in0}; | |
7891 | not (out0, in0); | |
7892 | not (out1, in1); | |
7893 | not (out2, in2); | |
7894 | `endif | |
7895 | ||
7896 | endmodule | |
7897 | module cl_dp1_muxinv3_48x ( | |
7898 | in0, | |
7899 | in1, | |
7900 | in2, | |
7901 | out0, | |
7902 | out1, | |
7903 | out2 | |
7904 | ); | |
7905 | input in0; | |
7906 | input in1; | |
7907 | input in2; | |
7908 | output out0; | |
7909 | output out1; | |
7910 | output out2; | |
7911 | ||
7912 | `ifdef LIB | |
7913 | //assign {out2,out1,out0} = ~{in2,in1,in0}; | |
7914 | not (out0, in0); | |
7915 | not (out1, in1); | |
7916 | not (out2, in2); | |
7917 | `endif | |
7918 | ||
7919 | endmodule | |
7920 | module cl_dp1_muxinv3_64x ( | |
7921 | in0, | |
7922 | in1, | |
7923 | in2, | |
7924 | out0, | |
7925 | out1, | |
7926 | out2 | |
7927 | ); | |
7928 | input in0; | |
7929 | input in1; | |
7930 | input in2; | |
7931 | output out0; | |
7932 | output out1; | |
7933 | output out2; | |
7934 | ||
7935 | `ifdef LIB | |
7936 | //assign {out2,out1,out0} = ~{in2,in1,in0}; | |
7937 | not (out0, in0); | |
7938 | not (out1, in1); | |
7939 | not (out2, in2); | |
7940 | `endif | |
7941 | ||
7942 | endmodule | |
7943 | ||
7944 | module cl_dp1_muxinv3_8x ( | |
7945 | in0, | |
7946 | in1, | |
7947 | in2, | |
7948 | out0, | |
7949 | out1, | |
7950 | out2 | |
7951 | ); | |
7952 | input in0; | |
7953 | input in1; | |
7954 | input in2; | |
7955 | output out0; | |
7956 | output out1; | |
7957 | output out2; | |
7958 | ||
7959 | `ifdef LIB | |
7960 | //assign {out2,out1,out0} = ~{in2,in1,in0}; | |
7961 | not (out0, in0); | |
7962 | not (out1, in1); | |
7963 | not (out2, in2); | |
7964 | `endif | |
7965 | ||
7966 | endmodule | |
7967 | module cl_dp1_muxinv4_16x ( | |
7968 | in0, | |
7969 | in1, | |
7970 | in2, | |
7971 | in3, | |
7972 | out0, | |
7973 | out1, | |
7974 | out2, | |
7975 | out3 | |
7976 | ); | |
7977 | input in0; | |
7978 | input in1; | |
7979 | input in2; | |
7980 | input in3; | |
7981 | output out0; | |
7982 | output out1; | |
7983 | output out2; | |
7984 | output out3; | |
7985 | ||
7986 | `ifdef LIB | |
7987 | //assign {out3,out2,out1,out0} = ~{in3,in2,in1,in0}; | |
7988 | not (out0, in0); | |
7989 | not (out1, in1); | |
7990 | not (out2, in2); | |
7991 | not (out3, in3); | |
7992 | `endif | |
7993 | ||
7994 | endmodule | |
7995 | module cl_dp1_muxinv4_32x ( | |
7996 | in0, | |
7997 | in1, | |
7998 | in2, | |
7999 | in3, | |
8000 | out0, | |
8001 | out1, | |
8002 | out2, | |
8003 | out3 | |
8004 | ); | |
8005 | input in0; | |
8006 | input in1; | |
8007 | input in2; | |
8008 | input in3; | |
8009 | output out0; | |
8010 | output out1; | |
8011 | output out2; | |
8012 | output out3; | |
8013 | ||
8014 | `ifdef LIB | |
8015 | //assign {out3,out2,out1,out0} = ~{in3,in2,in1,in0}; | |
8016 | not (out0, in0); | |
8017 | not (out1, in1); | |
8018 | not (out2, in2); | |
8019 | not (out3, in3); | |
8020 | `endif | |
8021 | ||
8022 | endmodule | |
8023 | module cl_dp1_muxinv4_48x ( | |
8024 | in0, | |
8025 | in1, | |
8026 | in2, | |
8027 | in3, | |
8028 | out0, | |
8029 | out1, | |
8030 | out2, | |
8031 | out3 | |
8032 | ); | |
8033 | input in0; | |
8034 | input in1; | |
8035 | input in2; | |
8036 | input in3; | |
8037 | output out0; | |
8038 | output out1; | |
8039 | output out2; | |
8040 | output out3; | |
8041 | ||
8042 | `ifdef LIB | |
8043 | //assign {out3,out2,out1,out0} = ~{in3,in2,in1,in0}; | |
8044 | not (out0, in0); | |
8045 | not (out1, in1); | |
8046 | not (out2, in2); | |
8047 | not (out3, in3); | |
8048 | `endif | |
8049 | ||
8050 | endmodule | |
8051 | module cl_dp1_muxinv4_64x ( | |
8052 | in0, | |
8053 | in1, | |
8054 | in2, | |
8055 | in3, | |
8056 | out0, | |
8057 | out1, | |
8058 | out2, | |
8059 | out3 | |
8060 | ); | |
8061 | input in0; | |
8062 | input in1; | |
8063 | input in2; | |
8064 | input in3; | |
8065 | output out0; | |
8066 | output out1; | |
8067 | output out2; | |
8068 | output out3; | |
8069 | ||
8070 | `ifdef LIB | |
8071 | //assign {out3,out2,out1,out0} = ~{in3,in2,in1,in0}; | |
8072 | not (out0, in0); | |
8073 | not (out1, in1); | |
8074 | not (out2, in2); | |
8075 | not (out3, in3); | |
8076 | `endif | |
8077 | ||
8078 | endmodule | |
8079 | ||
8080 | module cl_dp1_muxinv4_8x ( | |
8081 | in0, | |
8082 | in1, | |
8083 | in2, | |
8084 | in3, | |
8085 | out0, | |
8086 | out1, | |
8087 | out2, | |
8088 | out3 | |
8089 | ); | |
8090 | input in0; | |
8091 | input in1; | |
8092 | input in2; | |
8093 | input in3; | |
8094 | output out0; | |
8095 | output out1; | |
8096 | output out2; | |
8097 | output out3; | |
8098 | ||
8099 | `ifdef LIB | |
8100 | //assign {out3,out2,out1,out0} = ~{in3,in2,in1,in0}; | |
8101 | not (out0, in0); | |
8102 | not (out1, in1); | |
8103 | not (out2, in2); | |
8104 | not (out3, in3); | |
8105 | `endif | |
8106 | ||
8107 | endmodule | |
8108 | module cl_dp1_muxinv5_16x ( | |
8109 | in0, | |
8110 | in1, | |
8111 | in2, | |
8112 | in3, | |
8113 | in4, | |
8114 | out0, | |
8115 | out1, | |
8116 | out2, | |
8117 | out3, | |
8118 | out4 | |
8119 | ); | |
8120 | input in0; | |
8121 | input in1; | |
8122 | input in2; | |
8123 | input in3; | |
8124 | input in4; | |
8125 | output out0; | |
8126 | output out1; | |
8127 | output out2; | |
8128 | output out3; | |
8129 | output out4; | |
8130 | ||
8131 | `ifdef LIB | |
8132 | //assign {out4,out3,out2,out1,out0} = ~{in4,in3,in2,in1,in0}; | |
8133 | not (out0, in0); | |
8134 | not (out1, in1); | |
8135 | not (out2, in2); | |
8136 | not (out3, in3); | |
8137 | not (out4, in4); | |
8138 | `endif | |
8139 | ||
8140 | endmodule | |
8141 | module cl_dp1_muxinv5_32x ( | |
8142 | in0, | |
8143 | in1, | |
8144 | in2, | |
8145 | in3, | |
8146 | in4, | |
8147 | out0, | |
8148 | out1, | |
8149 | out2, | |
8150 | out3, | |
8151 | out4 | |
8152 | ); | |
8153 | input in0; | |
8154 | input in1; | |
8155 | input in2; | |
8156 | input in3; | |
8157 | input in4; | |
8158 | output out0; | |
8159 | output out1; | |
8160 | output out2; | |
8161 | output out3; | |
8162 | output out4; | |
8163 | ||
8164 | `ifdef LIB | |
8165 | //assign {out4,out3,out2,out1,out0} = ~{in4,in3,in2,in1,in0}; | |
8166 | not (out0, in0); | |
8167 | not (out1, in1); | |
8168 | not (out2, in2); | |
8169 | not (out3, in3); | |
8170 | not (out4, in4); | |
8171 | `endif | |
8172 | ||
8173 | endmodule | |
8174 | module cl_dp1_muxinv5_48x ( | |
8175 | in0, | |
8176 | in1, | |
8177 | in2, | |
8178 | in3, | |
8179 | in4, | |
8180 | out0, | |
8181 | out1, | |
8182 | out2, | |
8183 | out3, | |
8184 | out4 | |
8185 | ); | |
8186 | input in0; | |
8187 | input in1; | |
8188 | input in2; | |
8189 | input in3; | |
8190 | input in4; | |
8191 | output out0; | |
8192 | output out1; | |
8193 | output out2; | |
8194 | output out3; | |
8195 | output out4; | |
8196 | ||
8197 | `ifdef LIB | |
8198 | //assign {out4,out3,out2,out1,out0} = ~{in4,in3,in2,in1,in0}; | |
8199 | not (out0, in0); | |
8200 | not (out1, in1); | |
8201 | not (out2, in2); | |
8202 | not (out3, in3); | |
8203 | not (out4, in4); | |
8204 | `endif | |
8205 | ||
8206 | endmodule | |
8207 | module cl_dp1_muxinv5_64x ( | |
8208 | in0, | |
8209 | in1, | |
8210 | in2, | |
8211 | in3, | |
8212 | in4, | |
8213 | out0, | |
8214 | out1, | |
8215 | out2, | |
8216 | out3, | |
8217 | out4 | |
8218 | ); | |
8219 | input in0; | |
8220 | input in1; | |
8221 | input in2; | |
8222 | input in3; | |
8223 | input in4; | |
8224 | output out0; | |
8225 | output out1; | |
8226 | output out2; | |
8227 | output out3; | |
8228 | output out4; | |
8229 | ||
8230 | `ifdef LIB | |
8231 | //assign {out4,out3,out2,out1,out0} = ~{in4,in3,in2,in1,in0}; | |
8232 | not (out0, in0); | |
8233 | not (out1, in1); | |
8234 | not (out2, in2); | |
8235 | not (out3, in3); | |
8236 | not (out4, in4); | |
8237 | `endif | |
8238 | ||
8239 | endmodule | |
8240 | ||
8241 | module cl_dp1_muxinv5_8x ( | |
8242 | in0, | |
8243 | in1, | |
8244 | in2, | |
8245 | in3, | |
8246 | in4, | |
8247 | out0, | |
8248 | out1, | |
8249 | out2, | |
8250 | out3, | |
8251 | out4 | |
8252 | ); | |
8253 | input in0; | |
8254 | input in1; | |
8255 | input in2; | |
8256 | input in3; | |
8257 | input in4; | |
8258 | output out0; | |
8259 | output out1; | |
8260 | output out2; | |
8261 | output out3; | |
8262 | output out4; | |
8263 | ||
8264 | `ifdef LIB | |
8265 | //assign {out4,out3,out2,out1,out0} = ~{in4,in3,in2,in1,in0}; | |
8266 | not (out0, in0); | |
8267 | not (out1, in1); | |
8268 | not (out2, in2); | |
8269 | not (out3, in3); | |
8270 | not (out4, in4); | |
8271 | `endif | |
8272 | ||
8273 | endmodule | |
8274 | module cl_dp1_muxinv6_16x ( | |
8275 | in0, | |
8276 | in1, | |
8277 | in2, | |
8278 | in3, | |
8279 | in4, | |
8280 | in5, | |
8281 | out0, | |
8282 | out1, | |
8283 | out2, | |
8284 | out3, | |
8285 | out4, | |
8286 | out5 | |
8287 | ); | |
8288 | input in0; | |
8289 | input in1; | |
8290 | input in2; | |
8291 | input in3; | |
8292 | input in4; | |
8293 | input in5; | |
8294 | output out0; | |
8295 | output out1; | |
8296 | output out2; | |
8297 | output out3; | |
8298 | output out4; | |
8299 | output out5; | |
8300 | ||
8301 | `ifdef LIB | |
8302 | //assign {out5,out4,out3,out2,out1,out0} = ~{in5,in4,in3,in2,in1,in0}; | |
8303 | not (out0, in0); | |
8304 | not (out1, in1); | |
8305 | not (out2, in2); | |
8306 | not (out3, in3); | |
8307 | not (out4, in4); | |
8308 | not (out5, in5); | |
8309 | `endif | |
8310 | ||
8311 | endmodule | |
8312 | module cl_dp1_muxinv6_32x ( | |
8313 | in0, | |
8314 | in1, | |
8315 | in2, | |
8316 | in3, | |
8317 | in4, | |
8318 | in5, | |
8319 | out0, | |
8320 | out1, | |
8321 | out2, | |
8322 | out3, | |
8323 | out4, | |
8324 | out5 | |
8325 | ); | |
8326 | input in0; | |
8327 | input in1; | |
8328 | input in2; | |
8329 | input in3; | |
8330 | input in4; | |
8331 | input in5; | |
8332 | output out0; | |
8333 | output out1; | |
8334 | output out2; | |
8335 | output out3; | |
8336 | output out4; | |
8337 | output out5; | |
8338 | ||
8339 | `ifdef LIB | |
8340 | //assign {out5,out4,out3,out2,out1,out0} = ~{in5,in4,in3,in2,in1,in0}; | |
8341 | not (out0, in0); | |
8342 | not (out1, in1); | |
8343 | not (out2, in2); | |
8344 | not (out3, in3); | |
8345 | not (out4, in4); | |
8346 | not (out5, in5); | |
8347 | `endif | |
8348 | ||
8349 | endmodule | |
8350 | module cl_dp1_muxinv6_48x ( | |
8351 | in0, | |
8352 | in1, | |
8353 | in2, | |
8354 | in3, | |
8355 | in4, | |
8356 | in5, | |
8357 | out0, | |
8358 | out1, | |
8359 | out2, | |
8360 | out3, | |
8361 | out4, | |
8362 | out5 | |
8363 | ); | |
8364 | input in0; | |
8365 | input in1; | |
8366 | input in2; | |
8367 | input in3; | |
8368 | input in4; | |
8369 | input in5; | |
8370 | output out0; | |
8371 | output out1; | |
8372 | output out2; | |
8373 | output out3; | |
8374 | output out4; | |
8375 | output out5; | |
8376 | ||
8377 | `ifdef LIB | |
8378 | //assign {out5,out4,out3,out2,out1,out0} = ~{in5,in4,in3,in2,in1,in0}; | |
8379 | not (out0, in0); | |
8380 | not (out1, in1); | |
8381 | not (out2, in2); | |
8382 | not (out3, in3); | |
8383 | not (out4, in4); | |
8384 | not (out5, in5); | |
8385 | `endif | |
8386 | ||
8387 | endmodule | |
8388 | module cl_dp1_muxinv6_64x ( | |
8389 | in0, | |
8390 | in1, | |
8391 | in2, | |
8392 | in3, | |
8393 | in4, | |
8394 | in5, | |
8395 | out0, | |
8396 | out1, | |
8397 | out2, | |
8398 | out3, | |
8399 | out4, | |
8400 | out5 | |
8401 | ); | |
8402 | input in0; | |
8403 | input in1; | |
8404 | input in2; | |
8405 | input in3; | |
8406 | input in4; | |
8407 | input in5; | |
8408 | output out0; | |
8409 | output out1; | |
8410 | output out2; | |
8411 | output out3; | |
8412 | output out4; | |
8413 | output out5; | |
8414 | ||
8415 | `ifdef LIB | |
8416 | //assign {out5,out4,out3,out2,out1,out0} = ~{in5,in4,in3,in2,in1,in0}; | |
8417 | not (out0, in0); | |
8418 | not (out1, in1); | |
8419 | not (out2, in2); | |
8420 | not (out3, in3); | |
8421 | not (out4, in4); | |
8422 | not (out5, in5); | |
8423 | `endif | |
8424 | ||
8425 | endmodule | |
8426 | ||
8427 | module cl_dp1_muxinv6_8x ( | |
8428 | in0, | |
8429 | in1, | |
8430 | in2, | |
8431 | in3, | |
8432 | in4, | |
8433 | in5, | |
8434 | out0, | |
8435 | out1, | |
8436 | out2, | |
8437 | out3, | |
8438 | out4, | |
8439 | out5 | |
8440 | ); | |
8441 | input in0; | |
8442 | input in1; | |
8443 | input in2; | |
8444 | input in3; | |
8445 | input in4; | |
8446 | input in5; | |
8447 | output out0; | |
8448 | output out1; | |
8449 | output out2; | |
8450 | output out3; | |
8451 | output out4; | |
8452 | output out5; | |
8453 | ||
8454 | `ifdef LIB | |
8455 | //assign {out5,out4,out3,out2,out1,out0} = ~{in5,in4,in3,in2,in1,in0}; | |
8456 | not (out0, in0); | |
8457 | not (out1, in1); | |
8458 | not (out2, in2); | |
8459 | not (out3, in3); | |
8460 | not (out4, in4); | |
8461 | not (out5, in5); | |
8462 | `endif | |
8463 | ||
8464 | endmodule | |
8465 | module cl_dp1_muxinv7_16x ( | |
8466 | in0, | |
8467 | in1, | |
8468 | in2, | |
8469 | in3, | |
8470 | in4, | |
8471 | in5, | |
8472 | in6, | |
8473 | out0, | |
8474 | out1, | |
8475 | out2, | |
8476 | out3, | |
8477 | out4, | |
8478 | out5, | |
8479 | out6 | |
8480 | ); | |
8481 | input in0; | |
8482 | input in1; | |
8483 | input in2; | |
8484 | input in3; | |
8485 | input in4; | |
8486 | input in5; | |
8487 | input in6; | |
8488 | output out0; | |
8489 | output out1; | |
8490 | output out2; | |
8491 | output out3; | |
8492 | output out4; | |
8493 | output out5; | |
8494 | output out6; | |
8495 | ||
8496 | `ifdef LIB | |
8497 | //assign {out6,out5,out4,out3,out2,out1,out0} = ~{in6,in5,in4,in3,in2,in1,in0}; | |
8498 | not (out0, in0); | |
8499 | not (out1, in1); | |
8500 | not (out2, in2); | |
8501 | not (out3, in3); | |
8502 | not (out4, in4); | |
8503 | not (out5, in5); | |
8504 | not (out6, in6); | |
8505 | `endif | |
8506 | ||
8507 | endmodule | |
8508 | module cl_dp1_muxinv7_32x ( | |
8509 | in0, | |
8510 | in1, | |
8511 | in2, | |
8512 | in3, | |
8513 | in4, | |
8514 | in5, | |
8515 | in6, | |
8516 | out0, | |
8517 | out1, | |
8518 | out2, | |
8519 | out3, | |
8520 | out4, | |
8521 | out5, | |
8522 | out6 | |
8523 | ); | |
8524 | input in0; | |
8525 | input in1; | |
8526 | input in2; | |
8527 | input in3; | |
8528 | input in4; | |
8529 | input in5; | |
8530 | input in6; | |
8531 | output out0; | |
8532 | output out1; | |
8533 | output out2; | |
8534 | output out3; | |
8535 | output out4; | |
8536 | output out5; | |
8537 | output out6; | |
8538 | ||
8539 | `ifdef LIB | |
8540 | //assign {out6,out5,out4,out3,out2,out1,out0} = ~{in6,in5,in4,in3,in2,in1,in0}; | |
8541 | not (out0, in0); | |
8542 | not (out1, in1); | |
8543 | not (out2, in2); | |
8544 | not (out3, in3); | |
8545 | not (out4, in4); | |
8546 | not (out5, in5); | |
8547 | not (out6, in6); | |
8548 | `endif | |
8549 | ||
8550 | endmodule | |
8551 | module cl_dp1_muxinv7_48x ( | |
8552 | in0, | |
8553 | in1, | |
8554 | in2, | |
8555 | in3, | |
8556 | in4, | |
8557 | in5, | |
8558 | in6, | |
8559 | out0, | |
8560 | out1, | |
8561 | out2, | |
8562 | out3, | |
8563 | out4, | |
8564 | out5, | |
8565 | out6 | |
8566 | ); | |
8567 | input in0; | |
8568 | input in1; | |
8569 | input in2; | |
8570 | input in3; | |
8571 | input in4; | |
8572 | input in5; | |
8573 | input in6; | |
8574 | output out0; | |
8575 | output out1; | |
8576 | output out2; | |
8577 | output out3; | |
8578 | output out4; | |
8579 | output out5; | |
8580 | output out6; | |
8581 | ||
8582 | `ifdef LIB | |
8583 | //assign {out6,out5,out4,out3,out2,out1,out0} = ~{in6,in5,in4,in3,in2,in1,in0}; | |
8584 | not (out0, in0); | |
8585 | not (out1, in1); | |
8586 | not (out2, in2); | |
8587 | not (out3, in3); | |
8588 | not (out4, in4); | |
8589 | not (out5, in5); | |
8590 | not (out6, in6); | |
8591 | `endif | |
8592 | ||
8593 | endmodule | |
8594 | module cl_dp1_muxinv7_64x ( | |
8595 | in0, | |
8596 | in1, | |
8597 | in2, | |
8598 | in3, | |
8599 | in4, | |
8600 | in5, | |
8601 | in6, | |
8602 | out0, | |
8603 | out1, | |
8604 | out2, | |
8605 | out3, | |
8606 | out4, | |
8607 | out5, | |
8608 | out6 | |
8609 | ); | |
8610 | input in0; | |
8611 | input in1; | |
8612 | input in2; | |
8613 | input in3; | |
8614 | input in4; | |
8615 | input in5; | |
8616 | input in6; | |
8617 | output out0; | |
8618 | output out1; | |
8619 | output out2; | |
8620 | output out3; | |
8621 | output out4; | |
8622 | output out5; | |
8623 | output out6; | |
8624 | ||
8625 | `ifdef LIB | |
8626 | //assign {out6,out5,out4,out3,out2,out1,out0} = ~{in6,in5,in4,in3,in2,in1,in0}; | |
8627 | not (out0, in0); | |
8628 | not (out1, in1); | |
8629 | not (out2, in2); | |
8630 | not (out3, in3); | |
8631 | not (out4, in4); | |
8632 | not (out5, in5); | |
8633 | not (out6, in6); | |
8634 | `endif | |
8635 | ||
8636 | endmodule | |
8637 | ||
8638 | module cl_dp1_muxinv7_8x ( | |
8639 | in0, | |
8640 | in1, | |
8641 | in2, | |
8642 | in3, | |
8643 | in4, | |
8644 | in5, | |
8645 | in6, | |
8646 | out0, | |
8647 | out1, | |
8648 | out2, | |
8649 | out3, | |
8650 | out4, | |
8651 | out5, | |
8652 | out6 | |
8653 | ); | |
8654 | input in0; | |
8655 | input in1; | |
8656 | input in2; | |
8657 | input in3; | |
8658 | input in4; | |
8659 | input in5; | |
8660 | input in6; | |
8661 | output out0; | |
8662 | output out1; | |
8663 | output out2; | |
8664 | output out3; | |
8665 | output out4; | |
8666 | output out5; | |
8667 | output out6; | |
8668 | ||
8669 | `ifdef LIB | |
8670 | //assign {out6,out5,out4,out3,out2,out1,out0} = ~{in6,in5,in4,in3,in2,in1,in0}; | |
8671 | not (out0, in0); | |
8672 | not (out1, in1); | |
8673 | not (out2, in2); | |
8674 | not (out3, in3); | |
8675 | not (out4, in4); | |
8676 | not (out5, in5); | |
8677 | not (out6, in6); | |
8678 | `endif | |
8679 | ||
8680 | endmodule | |
8681 | module cl_dp1_muxinv8_16x ( | |
8682 | in0, | |
8683 | in1, | |
8684 | in2, | |
8685 | in3, | |
8686 | in4, | |
8687 | in5, | |
8688 | in6, | |
8689 | in7, | |
8690 | out0, | |
8691 | out1, | |
8692 | out2, | |
8693 | out3, | |
8694 | out4, | |
8695 | out5, | |
8696 | out6, | |
8697 | out7 | |
8698 | ); | |
8699 | input in0; | |
8700 | input in1; | |
8701 | input in2; | |
8702 | input in3; | |
8703 | input in4; | |
8704 | input in5; | |
8705 | input in6; | |
8706 | input in7; | |
8707 | output out0; | |
8708 | output out1; | |
8709 | output out2; | |
8710 | output out3; | |
8711 | output out4; | |
8712 | output out5; | |
8713 | output out6; | |
8714 | output out7; | |
8715 | ||
8716 | `ifdef LIB | |
8717 | //assign {out7,out6,out5,out4,out3,out2,out1,out0} = ~{in7,in6,in5,in4,in3,in2,in1,in0}; | |
8718 | not (out0, in0); | |
8719 | not (out1, in1); | |
8720 | not (out2, in2); | |
8721 | not (out3, in3); | |
8722 | not (out4, in4); | |
8723 | not (out5, in5); | |
8724 | not (out6, in6); | |
8725 | not (out7, in7); | |
8726 | `endif | |
8727 | ||
8728 | endmodule | |
8729 | module cl_dp1_muxinv8_32x ( | |
8730 | in0, | |
8731 | in1, | |
8732 | in2, | |
8733 | in3, | |
8734 | in4, | |
8735 | in5, | |
8736 | in6, | |
8737 | in7, | |
8738 | out0, | |
8739 | out1, | |
8740 | out2, | |
8741 | out3, | |
8742 | out4, | |
8743 | out5, | |
8744 | out6, | |
8745 | out7 | |
8746 | ); | |
8747 | input in0; | |
8748 | input in1; | |
8749 | input in2; | |
8750 | input in3; | |
8751 | input in4; | |
8752 | input in5; | |
8753 | input in6; | |
8754 | input in7; | |
8755 | output out0; | |
8756 | output out1; | |
8757 | output out2; | |
8758 | output out3; | |
8759 | output out4; | |
8760 | output out5; | |
8761 | output out6; | |
8762 | output out7; | |
8763 | ||
8764 | `ifdef LIB | |
8765 | //assign {out7,out6,out5,out4,out3,out2,out1,out0} = ~{in7,in6,in5,in4,in3,in2,in1,in0}; | |
8766 | not (out0, in0); | |
8767 | not (out1, in1); | |
8768 | not (out2, in2); | |
8769 | not (out3, in3); | |
8770 | not (out4, in4); | |
8771 | not (out5, in5); | |
8772 | not (out6, in6); | |
8773 | not (out7, in7); | |
8774 | `endif | |
8775 | ||
8776 | endmodule | |
8777 | module cl_dp1_muxinv8_48x ( | |
8778 | in0, | |
8779 | in1, | |
8780 | in2, | |
8781 | in3, | |
8782 | in4, | |
8783 | in5, | |
8784 | in6, | |
8785 | in7, | |
8786 | out0, | |
8787 | out1, | |
8788 | out2, | |
8789 | out3, | |
8790 | out4, | |
8791 | out5, | |
8792 | out6, | |
8793 | out7 | |
8794 | ); | |
8795 | input in0; | |
8796 | input in1; | |
8797 | input in2; | |
8798 | input in3; | |
8799 | input in4; | |
8800 | input in5; | |
8801 | input in6; | |
8802 | input in7; | |
8803 | output out0; | |
8804 | output out1; | |
8805 | output out2; | |
8806 | output out3; | |
8807 | output out4; | |
8808 | output out5; | |
8809 | output out6; | |
8810 | output out7; | |
8811 | ||
8812 | `ifdef LIB | |
8813 | //assign {out7,out6,out5,out4,out3,out2,out1,out0} = ~{in7,in6,in5,in4,in3,in2,in1,in0}; | |
8814 | not (out0, in0); | |
8815 | not (out1, in1); | |
8816 | not (out2, in2); | |
8817 | not (out3, in3); | |
8818 | not (out4, in4); | |
8819 | not (out5, in5); | |
8820 | not (out6, in6); | |
8821 | not (out7, in7); | |
8822 | `endif | |
8823 | ||
8824 | endmodule | |
8825 | module cl_dp1_muxinv8_64x ( | |
8826 | in0, | |
8827 | in1, | |
8828 | in2, | |
8829 | in3, | |
8830 | in4, | |
8831 | in5, | |
8832 | in6, | |
8833 | in7, | |
8834 | out0, | |
8835 | out1, | |
8836 | out2, | |
8837 | out3, | |
8838 | out4, | |
8839 | out5, | |
8840 | out6, | |
8841 | out7 | |
8842 | ); | |
8843 | input in0; | |
8844 | input in1; | |
8845 | input in2; | |
8846 | input in3; | |
8847 | input in4; | |
8848 | input in5; | |
8849 | input in6; | |
8850 | input in7; | |
8851 | output out0; | |
8852 | output out1; | |
8853 | output out2; | |
8854 | output out3; | |
8855 | output out4; | |
8856 | output out5; | |
8857 | output out6; | |
8858 | output out7; | |
8859 | ||
8860 | `ifdef LIB | |
8861 | //assign {out7,out6,out5,out4,out3,out2,out1,out0} = ~{in7,in6,in5,in4,in3,in2,in1,in0}; | |
8862 | not (out0, in0); | |
8863 | not (out1, in1); | |
8864 | not (out2, in2); | |
8865 | not (out3, in3); | |
8866 | not (out4, in4); | |
8867 | not (out5, in5); | |
8868 | not (out6, in6); | |
8869 | not (out7, in7); | |
8870 | `endif | |
8871 | ||
8872 | endmodule | |
8873 | ||
8874 | module cl_dp1_muxinv8_8x ( | |
8875 | in0, | |
8876 | in1, | |
8877 | in2, | |
8878 | in3, | |
8879 | in4, | |
8880 | in5, | |
8881 | in6, | |
8882 | in7, | |
8883 | out0, | |
8884 | out1, | |
8885 | out2, | |
8886 | out3, | |
8887 | out4, | |
8888 | out5, | |
8889 | out6, | |
8890 | out7 | |
8891 | ); | |
8892 | input in0; | |
8893 | input in1; | |
8894 | input in2; | |
8895 | input in3; | |
8896 | input in4; | |
8897 | input in5; | |
8898 | input in6; | |
8899 | input in7; | |
8900 | output out0; | |
8901 | output out1; | |
8902 | output out2; | |
8903 | output out3; | |
8904 | output out4; | |
8905 | output out5; | |
8906 | output out6; | |
8907 | output out7; | |
8908 | ||
8909 | `ifdef LIB | |
8910 | //assign {out7,out6,out5,out4,out3,out2,out1,out0} = ~{in7,in6,in5,in4,in3,in2,in1,in0}; | |
8911 | not (out0, in0); | |
8912 | not (out1, in1); | |
8913 | not (out2, in2); | |
8914 | not (out3, in3); | |
8915 | not (out4, in4); | |
8916 | not (out5, in5); | |
8917 | not (out6, in6); | |
8918 | not (out7, in7); | |
8919 | `endif | |
8920 | ||
8921 | endmodule | |
8922 | module cl_dp1_pdec4_16x ( | |
8923 | sel0, | |
8924 | sel1, | |
8925 | test, | |
8926 | psel0, | |
8927 | psel1, | |
8928 | psel2, | |
8929 | psel3 | |
8930 | ); | |
8931 | input sel0; | |
8932 | input sel1; | |
8933 | input test; | |
8934 | output psel0; | |
8935 | output psel1; | |
8936 | output psel2; | |
8937 | output psel3; | |
8938 | ||
8939 | `ifdef LIB | |
8940 | assign psel0 = ~sel1 & ~sel0; | |
8941 | assign psel1 = ~sel1 & sel0; | |
8942 | assign psel2 = sel1 & ~sel0; | |
8943 | assign psel3 = sel1 & sel0 & test; | |
8944 | `endif | |
8945 | endmodule | |
8946 | module cl_dp1_pdec4_32x ( | |
8947 | sel0, | |
8948 | sel1, | |
8949 | test, | |
8950 | psel0, | |
8951 | psel1, | |
8952 | psel2, | |
8953 | psel3 | |
8954 | ); | |
8955 | input sel0; | |
8956 | input sel1; | |
8957 | input test; | |
8958 | output psel0; | |
8959 | output psel1; | |
8960 | output psel2; | |
8961 | output psel3; | |
8962 | ||
8963 | `ifdef LIB | |
8964 | assign psel0 = ~sel1 & ~sel0; | |
8965 | assign psel1 = ~sel1 & sel0; | |
8966 | assign psel2 = sel1 & ~sel0; | |
8967 | assign psel3 = sel1 & sel0 & test; | |
8968 | `endif | |
8969 | endmodule | |
8970 | module cl_dp1_pdec4_48x ( | |
8971 | sel0, | |
8972 | sel1, | |
8973 | test, | |
8974 | psel0, | |
8975 | psel1, | |
8976 | psel2, | |
8977 | psel3 | |
8978 | ); | |
8979 | input sel0; | |
8980 | input sel1; | |
8981 | input test; | |
8982 | output psel0; | |
8983 | output psel1; | |
8984 | output psel2; | |
8985 | output psel3; | |
8986 | ||
8987 | `ifdef LIB | |
8988 | assign psel0 = ~sel1 & ~sel0; | |
8989 | assign psel1 = ~sel1 & sel0; | |
8990 | assign psel2 = sel1 & ~sel0; | |
8991 | assign psel3 = sel1 & sel0 & test; | |
8992 | `endif | |
8993 | endmodule | |
8994 | module cl_dp1_pdec4_64x ( | |
8995 | sel0, | |
8996 | sel1, | |
8997 | test, | |
8998 | psel0, | |
8999 | psel1, | |
9000 | psel2, | |
9001 | psel3 | |
9002 | ); | |
9003 | input sel0; | |
9004 | input sel1; | |
9005 | input test; | |
9006 | output psel0; | |
9007 | output psel1; | |
9008 | output psel2; | |
9009 | output psel3; | |
9010 | ||
9011 | `ifdef LIB | |
9012 | assign psel0 = ~sel1 & ~sel0; | |
9013 | assign psel1 = ~sel1 & sel0; | |
9014 | assign psel2 = sel1 & ~sel0; | |
9015 | assign psel3 = sel1 & sel0 & test; | |
9016 | `endif | |
9017 | endmodule | |
9018 | ||
9019 | `ifdef FPGA | |
9020 | `else | |
9021 | ||
9022 | module cl_dp1_pdec4_8x ( | |
9023 | sel0, | |
9024 | sel1, | |
9025 | test, | |
9026 | psel0, | |
9027 | psel1, | |
9028 | psel2, | |
9029 | psel3 | |
9030 | ); | |
9031 | input sel0; | |
9032 | input sel1; | |
9033 | input test; | |
9034 | output psel0; | |
9035 | output psel1; | |
9036 | output psel2; | |
9037 | output psel3; | |
9038 | ||
9039 | `ifdef LIB | |
9040 | assign psel0 = ~sel1 & ~sel0; | |
9041 | assign psel1 = ~sel1 & sel0; | |
9042 | assign psel2 = sel1 & ~sel0; | |
9043 | assign psel3 = sel1 & sel0 & test; | |
9044 | `endif | |
9045 | endmodule | |
9046 | ||
9047 | `endif // `ifdef FPGA | |
9048 | ||
9049 | ||
9050 | module cl_dp1_pdec8_16x ( | |
9051 | sel0, | |
9052 | sel1, | |
9053 | sel2, | |
9054 | test, | |
9055 | psel0, | |
9056 | psel1, | |
9057 | psel2, | |
9058 | psel3, | |
9059 | psel4, | |
9060 | psel5, | |
9061 | psel6, | |
9062 | psel7 | |
9063 | ); | |
9064 | input sel0; | |
9065 | input sel1; | |
9066 | input sel2; | |
9067 | input test; | |
9068 | output psel0; | |
9069 | output psel1; | |
9070 | output psel2; | |
9071 | output psel3; | |
9072 | output psel4; | |
9073 | output psel5; | |
9074 | output psel6; | |
9075 | output psel7; | |
9076 | ||
9077 | `ifdef LIB | |
9078 | assign psel0 = ~sel2 & ~sel1 & ~sel0 & test; | |
9079 | assign psel1 = ~sel2 & ~sel1 & sel0; | |
9080 | assign psel2 = ~sel2 & sel1 & ~sel0; | |
9081 | assign psel3 = ~sel2 & sel1 & sel0; | |
9082 | assign psel4 = sel2 & ~sel1 & ~sel0; | |
9083 | assign psel5 = sel2 & ~sel1 & sel0; | |
9084 | assign psel6 = sel2 & sel1 & ~sel0; | |
9085 | assign psel7 = sel2 & sel1 & sel0; | |
9086 | `endif | |
9087 | ||
9088 | endmodule | |
9089 | module cl_dp1_pdec8_32x ( | |
9090 | sel0, | |
9091 | sel1, | |
9092 | sel2, | |
9093 | test, | |
9094 | psel0, | |
9095 | psel1, | |
9096 | psel2, | |
9097 | psel3, | |
9098 | psel4, | |
9099 | psel5, | |
9100 | psel6, | |
9101 | psel7 | |
9102 | ); | |
9103 | input sel0; | |
9104 | input sel1; | |
9105 | input sel2; | |
9106 | input test; | |
9107 | output psel0; | |
9108 | output psel1; | |
9109 | output psel2; | |
9110 | output psel3; | |
9111 | output psel4; | |
9112 | output psel5; | |
9113 | output psel6; | |
9114 | output psel7; | |
9115 | ||
9116 | `ifdef LIB | |
9117 | assign psel0 = ~sel2 & ~sel1 & ~sel0 & test; | |
9118 | assign psel1 = ~sel2 & ~sel1 & sel0; | |
9119 | assign psel2 = ~sel2 & sel1 & ~sel0; | |
9120 | assign psel3 = ~sel2 & sel1 & sel0; | |
9121 | assign psel4 = sel2 & ~sel1 & ~sel0; | |
9122 | assign psel5 = sel2 & ~sel1 & sel0; | |
9123 | assign psel6 = sel2 & sel1 & ~sel0; | |
9124 | assign psel7 = sel2 & sel1 & sel0; | |
9125 | `endif | |
9126 | ||
9127 | endmodule | |
9128 | module cl_dp1_pdec8_48x ( | |
9129 | sel0, | |
9130 | sel1, | |
9131 | sel2, | |
9132 | test, | |
9133 | psel0, | |
9134 | psel1, | |
9135 | psel2, | |
9136 | psel3, | |
9137 | psel4, | |
9138 | psel5, | |
9139 | psel6, | |
9140 | psel7 | |
9141 | ); | |
9142 | input sel0; | |
9143 | input sel1; | |
9144 | input sel2; | |
9145 | input test; | |
9146 | output psel0; | |
9147 | output psel1; | |
9148 | output psel2; | |
9149 | output psel3; | |
9150 | output psel4; | |
9151 | output psel5; | |
9152 | output psel6; | |
9153 | output psel7; | |
9154 | ||
9155 | `ifdef LIB | |
9156 | assign psel0 = ~sel2 & ~sel1 & ~sel0 & test; | |
9157 | assign psel1 = ~sel2 & ~sel1 & sel0; | |
9158 | assign psel2 = ~sel2 & sel1 & ~sel0; | |
9159 | assign psel3 = ~sel2 & sel1 & sel0; | |
9160 | assign psel4 = sel2 & ~sel1 & ~sel0; | |
9161 | assign psel5 = sel2 & ~sel1 & sel0; | |
9162 | assign psel6 = sel2 & sel1 & ~sel0; | |
9163 | assign psel7 = sel2 & sel1 & sel0; | |
9164 | `endif | |
9165 | ||
9166 | endmodule | |
9167 | module cl_dp1_pdec8_64x ( | |
9168 | sel0, | |
9169 | sel1, | |
9170 | sel2, | |
9171 | test, | |
9172 | psel0, | |
9173 | psel1, | |
9174 | psel2, | |
9175 | psel3, | |
9176 | psel4, | |
9177 | psel5, | |
9178 | psel6, | |
9179 | psel7 | |
9180 | ); | |
9181 | input sel0; | |
9182 | input sel1; | |
9183 | input sel2; | |
9184 | input test; | |
9185 | output psel0; | |
9186 | output psel1; | |
9187 | output psel2; | |
9188 | output psel3; | |
9189 | output psel4; | |
9190 | output psel5; | |
9191 | output psel6; | |
9192 | output psel7; | |
9193 | ||
9194 | `ifdef LIB | |
9195 | assign psel0 = ~sel2 & ~sel1 & ~sel0 & test; | |
9196 | assign psel1 = ~sel2 & ~sel1 & sel0; | |
9197 | assign psel2 = ~sel2 & sel1 & ~sel0; | |
9198 | assign psel3 = ~sel2 & sel1 & sel0; | |
9199 | assign psel4 = sel2 & ~sel1 & ~sel0; | |
9200 | assign psel5 = sel2 & ~sel1 & sel0; | |
9201 | assign psel6 = sel2 & sel1 & ~sel0; | |
9202 | assign psel7 = sel2 & sel1 & sel0; | |
9203 | `endif | |
9204 | ||
9205 | endmodule | |
9206 | ||
9207 | `ifdef FPGA | |
9208 | `else | |
9209 | ||
9210 | module cl_dp1_pdec8_8x ( | |
9211 | sel0, | |
9212 | sel1, | |
9213 | sel2, | |
9214 | test, | |
9215 | psel0, | |
9216 | psel1, | |
9217 | psel2, | |
9218 | psel3, | |
9219 | psel4, | |
9220 | psel5, | |
9221 | psel6, | |
9222 | psel7 | |
9223 | ); | |
9224 | input sel0; | |
9225 | input sel1; | |
9226 | input sel2; | |
9227 | input test; | |
9228 | output psel0; | |
9229 | output psel1; | |
9230 | output psel2; | |
9231 | output psel3; | |
9232 | output psel4; | |
9233 | output psel5; | |
9234 | output psel6; | |
9235 | output psel7; | |
9236 | ||
9237 | `ifdef LIB | |
9238 | assign psel0 = ~sel2 & ~sel1 & ~sel0 & test; | |
9239 | assign psel1 = ~sel2 & ~sel1 & sel0; | |
9240 | assign psel2 = ~sel2 & sel1 & ~sel0; | |
9241 | assign psel3 = ~sel2 & sel1 & sel0; | |
9242 | assign psel4 = sel2 & ~sel1 & ~sel0; | |
9243 | assign psel5 = sel2 & ~sel1 & sel0; | |
9244 | assign psel6 = sel2 & sel1 & ~sel0; | |
9245 | assign psel7 = sel2 & sel1 & sel0; | |
9246 | `endif | |
9247 | ||
9248 | endmodule | |
9249 | ||
9250 | `endif // `ifdef FPGA | |
9251 | ||
9252 | module cl_dp1_penc2_16x ( | |
9253 | sel0, | |
9254 | psel0, | |
9255 | psel1 | |
9256 | ); | |
9257 | input sel0; | |
9258 | output psel0; | |
9259 | output psel1; | |
9260 | ||
9261 | `ifdef LIB | |
9262 | assign psel0 = sel0; | |
9263 | assign psel1 = ~sel0; | |
9264 | `endif | |
9265 | ||
9266 | endmodule | |
9267 | module cl_dp1_penc2_32x ( | |
9268 | sel0, | |
9269 | psel0, | |
9270 | psel1 | |
9271 | ); | |
9272 | input sel0; | |
9273 | output psel0; | |
9274 | output psel1; | |
9275 | ||
9276 | `ifdef LIB | |
9277 | assign psel0 = sel0; | |
9278 | assign psel1 = ~sel0; | |
9279 | `endif | |
9280 | ||
9281 | endmodule | |
9282 | module cl_dp1_penc2_48x ( | |
9283 | sel0, | |
9284 | psel0, | |
9285 | psel1 | |
9286 | ); | |
9287 | input sel0; | |
9288 | output psel0; | |
9289 | output psel1; | |
9290 | ||
9291 | `ifdef LIB | |
9292 | assign psel0 = sel0; | |
9293 | assign psel1 = ~sel0; | |
9294 | `endif | |
9295 | ||
9296 | endmodule | |
9297 | module cl_dp1_penc2_64x ( | |
9298 | sel0, | |
9299 | psel0, | |
9300 | psel1 | |
9301 | ); | |
9302 | input sel0; | |
9303 | output psel0; | |
9304 | output psel1; | |
9305 | ||
9306 | `ifdef LIB | |
9307 | assign psel0 = sel0; | |
9308 | assign psel1 = ~sel0; | |
9309 | `endif | |
9310 | ||
9311 | endmodule | |
9312 | ||
9313 | `ifdef FPGA | |
9314 | `else | |
9315 | module cl_dp1_penc2_8x ( | |
9316 | sel0, | |
9317 | psel0, | |
9318 | psel1 | |
9319 | ); | |
9320 | input sel0; | |
9321 | output psel0; | |
9322 | output psel1; | |
9323 | ||
9324 | `ifdef LIB | |
9325 | assign psel0 = sel0; | |
9326 | assign psel1 = ~sel0; | |
9327 | `endif | |
9328 | ||
9329 | endmodule | |
9330 | ||
9331 | `endif // ifdef FPGA | |
9332 | ||
9333 | ||
9334 | module cl_dp1_penc3_16x ( | |
9335 | sel0, | |
9336 | sel1, | |
9337 | test, | |
9338 | psel0, | |
9339 | psel1, | |
9340 | psel2 | |
9341 | ); | |
9342 | input sel0; | |
9343 | input sel1; | |
9344 | input test; | |
9345 | output psel0; | |
9346 | output psel1; | |
9347 | output psel2; | |
9348 | ||
9349 | `ifdef LIB | |
9350 | assign psel0 = sel0; | |
9351 | assign psel1 = ~sel0 & sel1; | |
9352 | assign psel2 = ~sel0 & ~sel1 & test; | |
9353 | `endif | |
9354 | ||
9355 | endmodule | |
9356 | module cl_dp1_penc3_32x ( | |
9357 | sel0, | |
9358 | sel1, | |
9359 | test, | |
9360 | psel0, | |
9361 | psel1, | |
9362 | psel2 | |
9363 | ); | |
9364 | input sel0; | |
9365 | input sel1; | |
9366 | input test; | |
9367 | output psel0; | |
9368 | output psel1; | |
9369 | output psel2; | |
9370 | ||
9371 | `ifdef LIB | |
9372 | assign psel0 = sel0; | |
9373 | assign psel1 = ~sel0 & sel1; | |
9374 | assign psel2 = ~sel0 & ~sel1 & test; | |
9375 | `endif | |
9376 | ||
9377 | endmodule | |
9378 | module cl_dp1_penc3_48x ( | |
9379 | sel0, | |
9380 | sel1, | |
9381 | test, | |
9382 | psel0, | |
9383 | psel1, | |
9384 | psel2 | |
9385 | ); | |
9386 | input sel0; | |
9387 | input sel1; | |
9388 | input test; | |
9389 | output psel0; | |
9390 | output psel1; | |
9391 | output psel2; | |
9392 | ||
9393 | `ifdef LIB | |
9394 | assign psel0 = sel0; | |
9395 | assign psel1 = ~sel0 & sel1; | |
9396 | assign psel2 = ~sel0 & ~sel1 & test; | |
9397 | `endif | |
9398 | ||
9399 | endmodule | |
9400 | module cl_dp1_penc3_64x ( | |
9401 | sel0, | |
9402 | sel1, | |
9403 | test, | |
9404 | psel0, | |
9405 | psel1, | |
9406 | psel2 | |
9407 | ); | |
9408 | input sel0; | |
9409 | input sel1; | |
9410 | input test; | |
9411 | output psel0; | |
9412 | output psel1; | |
9413 | output psel2; | |
9414 | ||
9415 | `ifdef LIB | |
9416 | assign psel0 = sel0; | |
9417 | assign psel1 = ~sel0 & sel1; | |
9418 | assign psel2 = ~sel0 & ~sel1 & test; | |
9419 | `endif | |
9420 | ||
9421 | endmodule | |
9422 | module cl_dp1_penc3_8x ( | |
9423 | sel0, | |
9424 | sel1, | |
9425 | test, | |
9426 | psel0, | |
9427 | psel1, | |
9428 | psel2 | |
9429 | ); | |
9430 | input sel0; | |
9431 | input sel1; | |
9432 | input test; | |
9433 | output psel0; | |
9434 | output psel1; | |
9435 | output psel2; | |
9436 | ||
9437 | `ifdef LIB | |
9438 | assign psel0 = sel0; | |
9439 | assign psel1 = ~sel0 & sel1; | |
9440 | assign psel2 = ~sel0 & ~sel1 & test; | |
9441 | `endif | |
9442 | ||
9443 | endmodule | |
9444 | module cl_dp1_penc4_16x ( | |
9445 | sel0, | |
9446 | sel1, | |
9447 | sel2, | |
9448 | test, | |
9449 | psel0, | |
9450 | psel1, | |
9451 | psel2, | |
9452 | psel3 | |
9453 | ); | |
9454 | input sel0; | |
9455 | input sel1; | |
9456 | input sel2; | |
9457 | input test; | |
9458 | output psel0; | |
9459 | output psel1; | |
9460 | output psel2; | |
9461 | output psel3; | |
9462 | ||
9463 | `ifdef LIB | |
9464 | assign psel0 = sel0; | |
9465 | assign psel1 = ~sel0 & sel1 & test; | |
9466 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9467 | assign psel3 = ~sel0 & ~sel1 & ~sel2; | |
9468 | `endif | |
9469 | ||
9470 | endmodule | |
9471 | module cl_dp1_penc4_32x ( | |
9472 | sel0, | |
9473 | sel1, | |
9474 | sel2, | |
9475 | test, | |
9476 | psel0, | |
9477 | psel1, | |
9478 | psel2, | |
9479 | psel3 | |
9480 | ); | |
9481 | input sel0; | |
9482 | input sel1; | |
9483 | input sel2; | |
9484 | input test; | |
9485 | output psel0; | |
9486 | output psel1; | |
9487 | output psel2; | |
9488 | output psel3; | |
9489 | ||
9490 | `ifdef LIB | |
9491 | assign psel0 = sel0; | |
9492 | assign psel1 = ~sel0 & sel1 & test; | |
9493 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9494 | assign psel3 = ~sel0 & ~sel1 & ~sel2; | |
9495 | `endif | |
9496 | ||
9497 | endmodule | |
9498 | module cl_dp1_penc4_48x ( | |
9499 | sel0, | |
9500 | sel1, | |
9501 | sel2, | |
9502 | test, | |
9503 | psel0, | |
9504 | psel1, | |
9505 | psel2, | |
9506 | psel3 | |
9507 | ); | |
9508 | input sel0; | |
9509 | input sel1; | |
9510 | input sel2; | |
9511 | input test; | |
9512 | output psel0; | |
9513 | output psel1; | |
9514 | output psel2; | |
9515 | output psel3; | |
9516 | ||
9517 | `ifdef LIB | |
9518 | assign psel0 = sel0; | |
9519 | assign psel1 = ~sel0 & sel1 & test; | |
9520 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9521 | assign psel3 = ~sel0 & ~sel1 & ~sel2; | |
9522 | `endif | |
9523 | ||
9524 | endmodule | |
9525 | module cl_dp1_penc4_64x ( | |
9526 | sel0, | |
9527 | sel1, | |
9528 | sel2, | |
9529 | test, | |
9530 | psel0, | |
9531 | psel1, | |
9532 | psel2, | |
9533 | psel3 | |
9534 | ); | |
9535 | input sel0; | |
9536 | input sel1; | |
9537 | input sel2; | |
9538 | input test; | |
9539 | output psel0; | |
9540 | output psel1; | |
9541 | output psel2; | |
9542 | output psel3; | |
9543 | ||
9544 | `ifdef LIB | |
9545 | assign psel0 = sel0; | |
9546 | assign psel1 = ~sel0 & sel1 & test; | |
9547 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9548 | assign psel3 = ~sel0 & ~sel1 & ~sel2; | |
9549 | `endif | |
9550 | ||
9551 | endmodule | |
9552 | module cl_dp1_penc4_8x ( | |
9553 | sel0, | |
9554 | sel1, | |
9555 | sel2, | |
9556 | test, | |
9557 | psel0, | |
9558 | psel1, | |
9559 | psel2, | |
9560 | psel3 | |
9561 | ); | |
9562 | input sel0; | |
9563 | input sel1; | |
9564 | input sel2; | |
9565 | input test; | |
9566 | output psel0; | |
9567 | output psel1; | |
9568 | output psel2; | |
9569 | output psel3; | |
9570 | ||
9571 | `ifdef LIB | |
9572 | assign psel0 = sel0; | |
9573 | assign psel1 = ~sel0 & sel1 & test; | |
9574 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9575 | assign psel3 = ~sel0 & ~sel1 & ~sel2; | |
9576 | `endif | |
9577 | ||
9578 | endmodule | |
9579 | module cl_dp1_penc5_16x ( | |
9580 | sel0, | |
9581 | sel1, | |
9582 | sel2, | |
9583 | sel3, | |
9584 | test, | |
9585 | psel0, | |
9586 | psel1, | |
9587 | psel2, | |
9588 | psel3, | |
9589 | psel4 | |
9590 | ); | |
9591 | input sel0; | |
9592 | input sel1; | |
9593 | input sel2; | |
9594 | input sel3; | |
9595 | input test; | |
9596 | output psel0; | |
9597 | output psel1; | |
9598 | output psel2; | |
9599 | output psel3; | |
9600 | output psel4; | |
9601 | ||
9602 | `ifdef LIB | |
9603 | assign psel0 = sel0 & test; | |
9604 | assign psel1 = ~sel0 & sel1; | |
9605 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9606 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9607 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3; | |
9608 | `endif | |
9609 | ||
9610 | endmodule | |
9611 | module cl_dp1_penc5_32x ( | |
9612 | sel0, | |
9613 | sel1, | |
9614 | sel2, | |
9615 | sel3, | |
9616 | test, | |
9617 | psel0, | |
9618 | psel1, | |
9619 | psel2, | |
9620 | psel3, | |
9621 | psel4 | |
9622 | ); | |
9623 | input sel0; | |
9624 | input sel1; | |
9625 | input sel2; | |
9626 | input sel3; | |
9627 | input test; | |
9628 | output psel0; | |
9629 | output psel1; | |
9630 | output psel2; | |
9631 | output psel3; | |
9632 | output psel4; | |
9633 | ||
9634 | `ifdef LIB | |
9635 | assign psel0 = sel0 & test; | |
9636 | assign psel1 = ~sel0 & sel1; | |
9637 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9638 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9639 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3; | |
9640 | `endif | |
9641 | ||
9642 | endmodule | |
9643 | module cl_dp1_penc5_48x ( | |
9644 | sel0, | |
9645 | sel1, | |
9646 | sel2, | |
9647 | sel3, | |
9648 | test, | |
9649 | psel0, | |
9650 | psel1, | |
9651 | psel2, | |
9652 | psel3, | |
9653 | psel4 | |
9654 | ); | |
9655 | input sel0; | |
9656 | input sel1; | |
9657 | input sel2; | |
9658 | input sel3; | |
9659 | input test; | |
9660 | output psel0; | |
9661 | output psel1; | |
9662 | output psel2; | |
9663 | output psel3; | |
9664 | output psel4; | |
9665 | ||
9666 | `ifdef LIB | |
9667 | assign psel0 = sel0 & test; | |
9668 | assign psel1 = ~sel0 & sel1; | |
9669 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9670 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9671 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3; | |
9672 | `endif | |
9673 | ||
9674 | endmodule | |
9675 | module cl_dp1_penc5_64x ( | |
9676 | sel0, | |
9677 | sel1, | |
9678 | sel2, | |
9679 | sel3, | |
9680 | test, | |
9681 | psel0, | |
9682 | psel1, | |
9683 | psel2, | |
9684 | psel3, | |
9685 | psel4 | |
9686 | ); | |
9687 | input sel0; | |
9688 | input sel1; | |
9689 | input sel2; | |
9690 | input sel3; | |
9691 | input test; | |
9692 | output psel0; | |
9693 | output psel1; | |
9694 | output psel2; | |
9695 | output psel3; | |
9696 | output psel4; | |
9697 | ||
9698 | `ifdef LIB | |
9699 | assign psel0 = sel0 & test; | |
9700 | assign psel1 = ~sel0 & sel1; | |
9701 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9702 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9703 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3; | |
9704 | `endif | |
9705 | ||
9706 | endmodule | |
9707 | module cl_dp1_penc5_8x ( | |
9708 | sel0, | |
9709 | sel1, | |
9710 | sel2, | |
9711 | sel3, | |
9712 | test, | |
9713 | psel0, | |
9714 | psel1, | |
9715 | psel2, | |
9716 | psel3, | |
9717 | psel4 | |
9718 | ); | |
9719 | input sel0; | |
9720 | input sel1; | |
9721 | input sel2; | |
9722 | input sel3; | |
9723 | input test; | |
9724 | output psel0; | |
9725 | output psel1; | |
9726 | output psel2; | |
9727 | output psel3; | |
9728 | output psel4; | |
9729 | ||
9730 | `ifdef LIB | |
9731 | assign psel0 = sel0 & test; | |
9732 | assign psel1 = ~sel0 & sel1; | |
9733 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9734 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9735 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3; | |
9736 | `endif | |
9737 | ||
9738 | endmodule | |
9739 | module cl_dp1_penc6_16x ( | |
9740 | sel0, | |
9741 | sel1, | |
9742 | sel2, | |
9743 | sel3, | |
9744 | sel4, | |
9745 | test, | |
9746 | psel0, | |
9747 | psel1, | |
9748 | psel2, | |
9749 | psel3, | |
9750 | psel4, | |
9751 | psel5 | |
9752 | ); | |
9753 | input sel0; | |
9754 | input sel1; | |
9755 | input sel2; | |
9756 | input sel3; | |
9757 | input sel4; | |
9758 | input test; | |
9759 | output psel0; | |
9760 | output psel1; | |
9761 | output psel2; | |
9762 | output psel3; | |
9763 | output psel4; | |
9764 | output psel5; | |
9765 | ||
9766 | `ifdef LIB | |
9767 | assign psel0 = sel0; | |
9768 | assign psel1 = ~sel0 & sel1; | |
9769 | assign psel2 = ~sel0 & ~sel1 & sel2 & test; | |
9770 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9771 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
9772 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4; | |
9773 | `endif | |
9774 | ||
9775 | endmodule | |
9776 | module cl_dp1_penc6_32x ( | |
9777 | sel0, | |
9778 | sel1, | |
9779 | sel2, | |
9780 | sel3, | |
9781 | sel4, | |
9782 | test, | |
9783 | psel0, | |
9784 | psel1, | |
9785 | psel2, | |
9786 | psel3, | |
9787 | psel4, | |
9788 | psel5 | |
9789 | ); | |
9790 | input sel0; | |
9791 | input sel1; | |
9792 | input sel2; | |
9793 | input sel3; | |
9794 | input sel4; | |
9795 | input test; | |
9796 | output psel0; | |
9797 | output psel1; | |
9798 | output psel2; | |
9799 | output psel3; | |
9800 | output psel4; | |
9801 | output psel5; | |
9802 | ||
9803 | `ifdef LIB | |
9804 | assign psel0 = sel0; | |
9805 | assign psel1 = ~sel0 & sel1; | |
9806 | assign psel2 = ~sel0 & ~sel1 & sel2 & test; | |
9807 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9808 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
9809 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4; | |
9810 | `endif | |
9811 | ||
9812 | endmodule | |
9813 | module cl_dp1_penc6_48x ( | |
9814 | sel0, | |
9815 | sel1, | |
9816 | sel2, | |
9817 | sel3, | |
9818 | sel4, | |
9819 | test, | |
9820 | psel0, | |
9821 | psel1, | |
9822 | psel2, | |
9823 | psel3, | |
9824 | psel4, | |
9825 | psel5 | |
9826 | ); | |
9827 | input sel0; | |
9828 | input sel1; | |
9829 | input sel2; | |
9830 | input sel3; | |
9831 | input sel4; | |
9832 | input test; | |
9833 | output psel0; | |
9834 | output psel1; | |
9835 | output psel2; | |
9836 | output psel3; | |
9837 | output psel4; | |
9838 | output psel5; | |
9839 | ||
9840 | `ifdef LIB | |
9841 | assign psel0 = sel0; | |
9842 | assign psel1 = ~sel0 & sel1; | |
9843 | assign psel2 = ~sel0 & ~sel1 & sel2 & test; | |
9844 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9845 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
9846 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4; | |
9847 | `endif | |
9848 | ||
9849 | endmodule | |
9850 | module cl_dp1_penc6_64x ( | |
9851 | sel0, | |
9852 | sel1, | |
9853 | sel2, | |
9854 | sel3, | |
9855 | sel4, | |
9856 | test, | |
9857 | psel0, | |
9858 | psel1, | |
9859 | psel2, | |
9860 | psel3, | |
9861 | psel4, | |
9862 | psel5 | |
9863 | ); | |
9864 | input sel0; | |
9865 | input sel1; | |
9866 | input sel2; | |
9867 | input sel3; | |
9868 | input sel4; | |
9869 | input test; | |
9870 | output psel0; | |
9871 | output psel1; | |
9872 | output psel2; | |
9873 | output psel3; | |
9874 | output psel4; | |
9875 | output psel5; | |
9876 | ||
9877 | `ifdef LIB | |
9878 | assign psel0 = sel0; | |
9879 | assign psel1 = ~sel0 & sel1; | |
9880 | assign psel2 = ~sel0 & ~sel1 & sel2 & test; | |
9881 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9882 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
9883 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4; | |
9884 | `endif | |
9885 | ||
9886 | endmodule | |
9887 | module cl_dp1_penc6_8x ( | |
9888 | sel0, | |
9889 | sel1, | |
9890 | sel2, | |
9891 | sel3, | |
9892 | sel4, | |
9893 | test, | |
9894 | psel0, | |
9895 | psel1, | |
9896 | psel2, | |
9897 | psel3, | |
9898 | psel4, | |
9899 | psel5 | |
9900 | ); | |
9901 | input sel0; | |
9902 | input sel1; | |
9903 | input sel2; | |
9904 | input sel3; | |
9905 | input sel4; | |
9906 | input test; | |
9907 | output psel0; | |
9908 | output psel1; | |
9909 | output psel2; | |
9910 | output psel3; | |
9911 | output psel4; | |
9912 | output psel5; | |
9913 | ||
9914 | `ifdef LIB | |
9915 | assign psel0 = sel0; | |
9916 | assign psel1 = ~sel0 & sel1; | |
9917 | assign psel2 = ~sel0 & ~sel1 & sel2 & test; | |
9918 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9919 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
9920 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4; | |
9921 | `endif | |
9922 | ||
9923 | endmodule | |
9924 | module cl_dp1_penc7_16x ( | |
9925 | sel0, | |
9926 | sel1, | |
9927 | sel2, | |
9928 | sel3, | |
9929 | sel4, | |
9930 | sel5, | |
9931 | test, | |
9932 | psel0, | |
9933 | psel1, | |
9934 | psel2, | |
9935 | psel3, | |
9936 | psel4, | |
9937 | psel5, | |
9938 | psel6 | |
9939 | ); | |
9940 | input sel0; | |
9941 | input sel1; | |
9942 | input sel2; | |
9943 | input sel3; | |
9944 | input sel4; | |
9945 | input sel5; | |
9946 | input test; | |
9947 | output psel0; | |
9948 | output psel1; | |
9949 | output psel2; | |
9950 | output psel3; | |
9951 | output psel4; | |
9952 | output psel5; | |
9953 | output psel6; | |
9954 | ||
9955 | `ifdef LIB | |
9956 | assign psel0 = sel0; | |
9957 | assign psel1 = ~sel0 & sel1 & test; | |
9958 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
9959 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
9960 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
9961 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & sel5; | |
9962 | assign psel6 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5; | |
9963 | `endif | |
9964 | ||
9965 | endmodule | |
9966 | module cl_dp1_penc7_32x ( | |
9967 | sel0, | |
9968 | sel1, | |
9969 | sel2, | |
9970 | sel3, | |
9971 | sel4, | |
9972 | sel5, | |
9973 | test, | |
9974 | psel0, | |
9975 | psel1, | |
9976 | psel2, | |
9977 | psel3, | |
9978 | psel4, | |
9979 | psel5, | |
9980 | psel6 | |
9981 | ); | |
9982 | input sel0; | |
9983 | input sel1; | |
9984 | input sel2; | |
9985 | input sel3; | |
9986 | input sel4; | |
9987 | input sel5; | |
9988 | input test; | |
9989 | output psel0; | |
9990 | output psel1; | |
9991 | output psel2; | |
9992 | output psel3; | |
9993 | output psel4; | |
9994 | output psel5; | |
9995 | output psel6; | |
9996 | ||
9997 | `ifdef LIB | |
9998 | assign psel0 = sel0; | |
9999 | assign psel1 = ~sel0 & sel1 & test; | |
10000 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
10001 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
10002 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
10003 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & sel5; | |
10004 | assign psel6 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5; | |
10005 | `endif | |
10006 | ||
10007 | endmodule | |
10008 | module cl_dp1_penc7_48x ( | |
10009 | sel0, | |
10010 | sel1, | |
10011 | sel2, | |
10012 | sel3, | |
10013 | sel4, | |
10014 | sel5, | |
10015 | test, | |
10016 | psel0, | |
10017 | psel1, | |
10018 | psel2, | |
10019 | psel3, | |
10020 | psel4, | |
10021 | psel5, | |
10022 | psel6 | |
10023 | ); | |
10024 | input sel0; | |
10025 | input sel1; | |
10026 | input sel2; | |
10027 | input sel3; | |
10028 | input sel4; | |
10029 | input sel5; | |
10030 | input test; | |
10031 | output psel0; | |
10032 | output psel1; | |
10033 | output psel2; | |
10034 | output psel3; | |
10035 | output psel4; | |
10036 | output psel5; | |
10037 | output psel6; | |
10038 | ||
10039 | `ifdef LIB | |
10040 | assign psel0 = sel0; | |
10041 | assign psel1 = ~sel0 & sel1 & test; | |
10042 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
10043 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
10044 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
10045 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & sel5; | |
10046 | assign psel6 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5; | |
10047 | `endif | |
10048 | ||
10049 | endmodule | |
10050 | module cl_dp1_penc7_64x ( | |
10051 | sel0, | |
10052 | sel1, | |
10053 | sel2, | |
10054 | sel3, | |
10055 | sel4, | |
10056 | sel5, | |
10057 | test, | |
10058 | psel0, | |
10059 | psel1, | |
10060 | psel2, | |
10061 | psel3, | |
10062 | psel4, | |
10063 | psel5, | |
10064 | psel6 | |
10065 | ); | |
10066 | input sel0; | |
10067 | input sel1; | |
10068 | input sel2; | |
10069 | input sel3; | |
10070 | input sel4; | |
10071 | input sel5; | |
10072 | input test; | |
10073 | output psel0; | |
10074 | output psel1; | |
10075 | output psel2; | |
10076 | output psel3; | |
10077 | output psel4; | |
10078 | output psel5; | |
10079 | output psel6; | |
10080 | ||
10081 | `ifdef LIB | |
10082 | assign psel0 = sel0; | |
10083 | assign psel1 = ~sel0 & sel1 & test; | |
10084 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
10085 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
10086 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
10087 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & sel5; | |
10088 | assign psel6 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5; | |
10089 | `endif | |
10090 | ||
10091 | endmodule | |
10092 | module cl_dp1_penc7_8x ( | |
10093 | sel0, | |
10094 | sel1, | |
10095 | sel2, | |
10096 | sel3, | |
10097 | sel4, | |
10098 | sel5, | |
10099 | test, | |
10100 | psel0, | |
10101 | psel1, | |
10102 | psel2, | |
10103 | psel3, | |
10104 | psel4, | |
10105 | psel5, | |
10106 | psel6 | |
10107 | ); | |
10108 | input sel0; | |
10109 | input sel1; | |
10110 | input sel2; | |
10111 | input sel3; | |
10112 | input sel4; | |
10113 | input sel5; | |
10114 | input test; | |
10115 | output psel0; | |
10116 | output psel1; | |
10117 | output psel2; | |
10118 | output psel3; | |
10119 | output psel4; | |
10120 | output psel5; | |
10121 | output psel6; | |
10122 | ||
10123 | `ifdef LIB | |
10124 | assign psel0 = sel0; | |
10125 | assign psel1 = ~sel0 & sel1 & test; | |
10126 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
10127 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
10128 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
10129 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & sel5; | |
10130 | assign psel6 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5; | |
10131 | `endif | |
10132 | ||
10133 | endmodule | |
10134 | module cl_dp1_penc8_16x ( | |
10135 | sel0, | |
10136 | sel1, | |
10137 | sel2, | |
10138 | sel3, | |
10139 | sel4, | |
10140 | sel5, | |
10141 | sel6, | |
10142 | test, | |
10143 | psel0, | |
10144 | psel1, | |
10145 | psel2, | |
10146 | psel3, | |
10147 | psel4, | |
10148 | psel5, | |
10149 | psel6, | |
10150 | psel7 | |
10151 | ); | |
10152 | input sel0; | |
10153 | input sel1; | |
10154 | input sel2; | |
10155 | input sel3; | |
10156 | input sel4; | |
10157 | input sel5; | |
10158 | input sel6; | |
10159 | input test; | |
10160 | output psel0; | |
10161 | output psel1; | |
10162 | output psel2; | |
10163 | output psel3; | |
10164 | output psel4; | |
10165 | output psel5; | |
10166 | output psel6; | |
10167 | output psel7; | |
10168 | ||
10169 | `ifdef LIB | |
10170 | assign psel0 = sel0; | |
10171 | assign psel1 = ~sel0 & sel1 & test; | |
10172 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
10173 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
10174 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
10175 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & sel5; | |
10176 | assign psel6 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5 & sel6; | |
10177 | assign psel7 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5 & ~sel6; | |
10178 | `endif | |
10179 | ||
10180 | endmodule | |
10181 | module cl_dp1_penc8_32x ( | |
10182 | sel0, | |
10183 | sel1, | |
10184 | sel2, | |
10185 | sel3, | |
10186 | sel4, | |
10187 | sel5, | |
10188 | sel6, | |
10189 | test, | |
10190 | psel0, | |
10191 | psel1, | |
10192 | psel2, | |
10193 | psel3, | |
10194 | psel4, | |
10195 | psel5, | |
10196 | psel6, | |
10197 | psel7 | |
10198 | ); | |
10199 | input sel0; | |
10200 | input sel1; | |
10201 | input sel2; | |
10202 | input sel3; | |
10203 | input sel4; | |
10204 | input sel5; | |
10205 | input sel6; | |
10206 | input test; | |
10207 | output psel0; | |
10208 | output psel1; | |
10209 | output psel2; | |
10210 | output psel3; | |
10211 | output psel4; | |
10212 | output psel5; | |
10213 | output psel6; | |
10214 | output psel7; | |
10215 | ||
10216 | `ifdef LIB | |
10217 | assign psel0 = sel0; | |
10218 | assign psel1 = ~sel0 & sel1 & test; | |
10219 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
10220 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
10221 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
10222 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & sel5; | |
10223 | assign psel6 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5 & sel6; | |
10224 | assign psel7 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5 & ~sel6; | |
10225 | `endif | |
10226 | ||
10227 | endmodule | |
10228 | module cl_dp1_penc8_48x ( | |
10229 | sel0, | |
10230 | sel1, | |
10231 | sel2, | |
10232 | sel3, | |
10233 | sel4, | |
10234 | sel5, | |
10235 | sel6, | |
10236 | test, | |
10237 | psel0, | |
10238 | psel1, | |
10239 | psel2, | |
10240 | psel3, | |
10241 | psel4, | |
10242 | psel5, | |
10243 | psel6, | |
10244 | psel7 | |
10245 | ); | |
10246 | input sel0; | |
10247 | input sel1; | |
10248 | input sel2; | |
10249 | input sel3; | |
10250 | input sel4; | |
10251 | input sel5; | |
10252 | input sel6; | |
10253 | input test; | |
10254 | output psel0; | |
10255 | output psel1; | |
10256 | output psel2; | |
10257 | output psel3; | |
10258 | output psel4; | |
10259 | output psel5; | |
10260 | output psel6; | |
10261 | output psel7; | |
10262 | ||
10263 | `ifdef LIB | |
10264 | assign psel0 = sel0; | |
10265 | assign psel1 = ~sel0 & sel1 & test; | |
10266 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
10267 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
10268 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
10269 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & sel5; | |
10270 | assign psel6 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5 & sel6; | |
10271 | assign psel7 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5 & ~sel6; | |
10272 | `endif | |
10273 | ||
10274 | endmodule | |
10275 | module cl_dp1_penc8_64x ( | |
10276 | sel0, | |
10277 | sel1, | |
10278 | sel2, | |
10279 | sel3, | |
10280 | sel4, | |
10281 | sel5, | |
10282 | sel6, | |
10283 | test, | |
10284 | psel0, | |
10285 | psel1, | |
10286 | psel2, | |
10287 | psel3, | |
10288 | psel4, | |
10289 | psel5, | |
10290 | psel6, | |
10291 | psel7 | |
10292 | ); | |
10293 | input sel0; | |
10294 | input sel1; | |
10295 | input sel2; | |
10296 | input sel3; | |
10297 | input sel4; | |
10298 | input sel5; | |
10299 | input sel6; | |
10300 | input test; | |
10301 | output psel0; | |
10302 | output psel1; | |
10303 | output psel2; | |
10304 | output psel3; | |
10305 | output psel4; | |
10306 | output psel5; | |
10307 | output psel6; | |
10308 | output psel7; | |
10309 | ||
10310 | `ifdef LIB | |
10311 | assign psel0 = sel0; | |
10312 | assign psel1 = ~sel0 & sel1 & test; | |
10313 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
10314 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
10315 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
10316 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & sel5; | |
10317 | assign psel6 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5 & sel6; | |
10318 | assign psel7 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5 & ~sel6; | |
10319 | `endif | |
10320 | ||
10321 | endmodule | |
10322 | module cl_dp1_penc8_8x ( | |
10323 | sel0, | |
10324 | sel1, | |
10325 | sel2, | |
10326 | sel3, | |
10327 | sel4, | |
10328 | sel5, | |
10329 | sel6, | |
10330 | test, | |
10331 | psel0, | |
10332 | psel1, | |
10333 | psel2, | |
10334 | psel3, | |
10335 | psel4, | |
10336 | psel5, | |
10337 | psel6, | |
10338 | psel7 | |
10339 | ); | |
10340 | input sel0; | |
10341 | input sel1; | |
10342 | input sel2; | |
10343 | input sel3; | |
10344 | input sel4; | |
10345 | input sel5; | |
10346 | input sel6; | |
10347 | input test; | |
10348 | output psel0; | |
10349 | output psel1; | |
10350 | output psel2; | |
10351 | output psel3; | |
10352 | output psel4; | |
10353 | output psel5; | |
10354 | output psel6; | |
10355 | output psel7; | |
10356 | ||
10357 | `ifdef LIB | |
10358 | assign psel0 = sel0; | |
10359 | assign psel1 = ~sel0 & sel1 & test; | |
10360 | assign psel2 = ~sel0 & ~sel1 & sel2; | |
10361 | assign psel3 = ~sel0 & ~sel1 & ~sel2 & sel3; | |
10362 | assign psel4 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & sel4; | |
10363 | assign psel5 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & sel5; | |
10364 | assign psel6 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5 & sel6; | |
10365 | assign psel7 = ~sel0 & ~sel1 & ~sel2 & ~sel3 & ~sel4 & ~sel5 & ~sel6; | |
10366 | `endif | |
10367 | ||
10368 | endmodule | |
10369 | module cl_dp1_prty16_8x ( | |
10370 | in, | |
10371 | out | |
10372 | ); | |
10373 | input [15:0] in; | |
10374 | output out; | |
10375 | ||
10376 | ||
10377 | `ifdef LIB | |
10378 | assign out = ^in[15:0]; | |
10379 | `endif | |
10380 | ||
10381 | endmodule | |
10382 | module cl_dp1_prty32_8x ( | |
10383 | in, | |
10384 | out | |
10385 | ); | |
10386 | input [31:0] in; | |
10387 | output out; | |
10388 | ||
10389 | `ifdef LIB | |
10390 | assign out = ^in[31:0]; | |
10391 | `endif | |
10392 | ||
10393 | endmodule | |
10394 | module cl_dp1_prty4_8x ( | |
10395 | in, | |
10396 | out | |
10397 | ); | |
10398 | input [3:0] in; | |
10399 | output out; | |
10400 | ||
10401 | `ifdef LIB | |
10402 | assign out = ^in[3:0]; | |
10403 | `endif | |
10404 | ||
10405 | endmodule | |
10406 | module cl_dp1_prty8_8x ( | |
10407 | in, | |
10408 | out | |
10409 | ); | |
10410 | input [7:0] in; | |
10411 | output out; | |
10412 | ||
10413 | `ifdef LIB | |
10414 | assign out = ^in[7:0]; | |
10415 | `endif | |
10416 | ||
10417 | endmodule | |
10418 | ||
10419 | module cl_dp1_zero12_12x ( | |
10420 | in, | |
10421 | out | |
10422 | ); | |
10423 | ||
10424 | input [11:0] in; | |
10425 | output out; | |
10426 | ||
10427 | `ifdef LIB | |
10428 | ||
10429 | assign out = ( in[11:0] == 12'b0); | |
10430 | ||
10431 | `endif | |
10432 | ||
10433 | ||
10434 | endmodule | |
10435 | module cl_dp1_zero16_12x ( | |
10436 | in, | |
10437 | out | |
10438 | ); | |
10439 | ||
10440 | input [15:0] in; | |
10441 | output out; | |
10442 | ||
10443 | `ifdef LIB | |
10444 | ||
10445 | assign out = ( in[15:0] == 16'b0); | |
10446 | ||
10447 | `endif | |
10448 | ||
10449 | ||
10450 | endmodule | |
10451 | ||
10452 | module cl_dp1_zero32_12x ( | |
10453 | in, | |
10454 | out | |
10455 | ); | |
10456 | ||
10457 | input [31:0] in; | |
10458 | output out; | |
10459 | ||
10460 | `ifdef LIB | |
10461 | ||
10462 | assign out = ( in[31:0] == 32'b0); | |
10463 | ||
10464 | `endif | |
10465 | ||
10466 | ||
10467 | endmodule | |
10468 | ||
10469 | module cl_dp1_zero4_12x ( | |
10470 | in, | |
10471 | out | |
10472 | ); | |
10473 | ||
10474 | input [3:0] in; | |
10475 | output out; | |
10476 | ||
10477 | `ifdef LIB | |
10478 | ||
10479 | assign out = ( in[3:0] == 4'b0); | |
10480 | ||
10481 | `endif | |
10482 | ||
10483 | ||
10484 | endmodule | |
10485 | module cl_dp1_zero64_12x ( | |
10486 | in, | |
10487 | out | |
10488 | ); | |
10489 | ||
10490 | input [63:0] in; | |
10491 | output out; | |
10492 | ||
10493 | `ifdef LIB | |
10494 | ||
10495 | assign out = ( in[63:0] == 64'b0); | |
10496 | ||
10497 | `endif | |
10498 | ||
10499 | ||
10500 | endmodule | |
10501 | ||
10502 | module cl_dp1_zero8_12x ( | |
10503 | in, | |
10504 | out | |
10505 | ); | |
10506 | ||
10507 | input [7:0] in; | |
10508 | output out; | |
10509 | ||
10510 | `ifdef LIB | |
10511 | ||
10512 | assign out = ( in[7:0] == 8'b0); | |
10513 | ||
10514 | `endif | |
10515 | ||
10516 | ||
10517 | endmodule | |
10518 | ||
10519 | ||
10520 | module cl_dp1_zdt64_8x( | |
10521 | din0, | |
10522 | din1, | |
10523 | cin, | |
10524 | zdt_z64_, | |
10525 | zdt_z32_ | |
10526 | ); | |
10527 | ||
10528 | input [63:0] din0; | |
10529 | input [63:0] din1; | |
10530 | input cin; | |
10531 | ||
10532 | output zdt_z64_; | |
10533 | output zdt_z32_; | |
10534 | ||
10535 | wire [63:0] p; | |
10536 | wire [62:0] k; | |
10537 | wire [63:0] z; | |
10538 | wire zero_detect32; | |
10539 | wire zero_detect64; | |
10540 | ||
10541 | `ifdef LIB | |
10542 | ||
10543 | ||
10544 | ||
10545 | assign p[63:0] = din0[63:0] ^ din1[63:0]; | |
10546 | assign k[62:0] = ~din0[62:0] & ~din1[62:0]; | |
10547 | ||
10548 | assign z[63:1] = p[63:1] ^ k[62:0]; | |
10549 | assign z[0] = p[0] ^ ~cin; | |
10550 | ||
10551 | assign zero_detect32 = & z[31:0]; | |
10552 | assign zero_detect64 = & z[63:0]; | |
10553 | ||
10554 | assign zdt_z32_ = ~zero_detect32; | |
10555 | assign zdt_z64_ = ~zero_detect64; | |
10556 | ||
10557 | `endif | |
10558 | ||
10559 | ||
10560 | endmodule | |
10561 | module cl_dp1_ccxhdr ( | |
10562 | l2clk, | |
10563 | pce0, | |
10564 | pce1, | |
10565 | pce_ov, | |
10566 | stop, | |
10567 | siclk_in, | |
10568 | soclk_in, | |
10569 | siclk_out, | |
10570 | soclk_out, | |
10571 | l1clk0, | |
10572 | l1clk1, | |
10573 | se, | |
10574 | si, | |
10575 | so, | |
10576 | l1clk, | |
10577 | grant_a, | |
10578 | grant_x, | |
10579 | qsel0, | |
10580 | qsel0_buf, | |
10581 | shift, | |
10582 | shift_buf | |
10583 | ); | |
10584 | ||
10585 | input l2clk; | |
10586 | input pce0; | |
10587 | input pce1; | |
10588 | input pce_ov; | |
10589 | input stop; | |
10590 | input siclk_in; | |
10591 | input soclk_in; | |
10592 | ||
10593 | output siclk_out; | |
10594 | output soclk_out; | |
10595 | output l1clk0; | |
10596 | output l1clk1; | |
10597 | ||
10598 | input l1clk; | |
10599 | input se; | |
10600 | input si; | |
10601 | input grant_a; | |
10602 | input qsel0; | |
10603 | input shift; | |
10604 | output so; | |
10605 | ||
10606 | output grant_x; | |
10607 | output qsel0_buf; | |
10608 | output shift_buf; | |
10609 | ||
10610 | wire siclk_out_unused; | |
10611 | wire soclk_out_unused; | |
10612 | ||
10613 | cl_dp1_ccx_l1hdr_16x hdr0 ( | |
10614 | .l2clk(l2clk), | |
10615 | .se(se), | |
10616 | .pce(pce0), | |
10617 | .aclk(siclk_in), | |
10618 | .bclk(soclk_in), | |
10619 | .siclk_out(siclk_out), | |
10620 | .soclk_out(soclk_out), | |
10621 | .l1clk(l1clk0), | |
10622 | .pce_ov(pce_ov), | |
10623 | .stop(stop) | |
10624 | ); | |
10625 | ||
10626 | cl_dp1_ccx_l1hdr_16x hdr1 ( | |
10627 | .l2clk(l2clk), | |
10628 | .se(se), | |
10629 | .pce(pce1), | |
10630 | .aclk(siclk_in), | |
10631 | .bclk(soclk_in), | |
10632 | .siclk_out(siclk_out_unused), | |
10633 | .soclk_out(soclk_out_unused), | |
10634 | .l1clk(l1clk1), | |
10635 | .pce_ov(pce_ov), | |
10636 | .stop(stop) | |
10637 | ); | |
10638 | ||
10639 | cl_dp1_ccx_msff_16x msff1 ( | |
10640 | .l1clk(l1clk), | |
10641 | .siclk(siclk_out), | |
10642 | .soclk(soclk_out), | |
10643 | .d(grant_a), | |
10644 | .si(si), | |
10645 | .so(so), | |
10646 | .q(grant_x) | |
10647 | ); | |
10648 | ||
10649 | assign qsel0_buf = qsel0; | |
10650 | assign shift_buf = shift; | |
10651 | ||
10652 | ||
10653 | endmodule // cl_dp1_ccxhdr | |
10654 | ||
10655 | module cl_dp1_ccx_mac_a ( | |
10656 | l1clk0, | |
10657 | l1clk1, | |
10658 | siclk, | |
10659 | soclk, | |
10660 | grant_x, | |
10661 | data_a, | |
10662 | data_x_l, | |
10663 | qsel0_buf, | |
10664 | shift_buf, | |
10665 | si, | |
10666 | so | |
10667 | ); | |
10668 | ||
10669 | input l1clk0; | |
10670 | input l1clk1; | |
10671 | input siclk; | |
10672 | input soclk; | |
10673 | input grant_x; | |
10674 | input data_a; | |
10675 | ||
10676 | input qsel0_buf; | |
10677 | input shift_buf; | |
10678 | ||
10679 | output data_x_l; | |
10680 | ||
10681 | input si; | |
10682 | output so; | |
10683 | ||
10684 | wire so1; | |
10685 | wire q1; | |
10686 | wire q0; | |
10687 | wire q0_in; | |
10688 | ||
10689 | cl_dp1_ccx_msff_4x msff1 ( | |
10690 | .l1clk(l1clk1), | |
10691 | .siclk(siclk), | |
10692 | .soclk(soclk), | |
10693 | .d(data_a), | |
10694 | .si(si), | |
10695 | .so(so1), | |
10696 | .q(q1) | |
10697 | ); | |
10698 | ||
10699 | cl_dp1_ccx_aomux2_4x mux1( | |
10700 | .in0(data_a), | |
10701 | .in1(q1), | |
10702 | .sel0(qsel0_buf), | |
10703 | .sel1(shift_buf), | |
10704 | .out(q0_in) | |
10705 | ); | |
10706 | ||
10707 | cl_dp1_ccx_msff_4x msff0 ( | |
10708 | .l1clk(l1clk0), | |
10709 | .siclk(siclk), | |
10710 | .soclk(soclk), | |
10711 | .d(q0_in), | |
10712 | .si(so1), | |
10713 | .so(so), | |
10714 | .q(q0) | |
10715 | ); | |
10716 | ||
10717 | cl_dp1_ccx_nand2_4x nand0( | |
10718 | .in0(q0), | |
10719 | .in1(grant_x), | |
10720 | .out(data_x_l) | |
10721 | ); | |
10722 | ||
10723 | endmodule // cl_dp1_ccx_mac_a | |
10724 | ||
10725 | module cl_dp1_ccx_mac_b ( | |
10726 | l1clk0, | |
10727 | l1clk1, | |
10728 | siclk, | |
10729 | soclk, | |
10730 | grant_x, | |
10731 | data_a, | |
10732 | data_prev_x_l, | |
10733 | data_x_l, | |
10734 | qsel0_buf, | |
10735 | shift_buf, | |
10736 | si, | |
10737 | so | |
10738 | ); | |
10739 | ||
10740 | input l1clk0; | |
10741 | input l1clk1; | |
10742 | input siclk; | |
10743 | input soclk; | |
10744 | input grant_x; | |
10745 | input data_a; | |
10746 | input data_prev_x_l; | |
10747 | ||
10748 | input qsel0_buf; | |
10749 | input shift_buf; | |
10750 | ||
10751 | output data_x_l; | |
10752 | ||
10753 | input si; | |
10754 | output so; | |
10755 | ||
10756 | wire so1; | |
10757 | wire q1; | |
10758 | wire q0; | |
10759 | wire q0_in; | |
10760 | wire x4; | |
10761 | wire x5; | |
10762 | ||
10763 | ||
10764 | cl_dp1_ccx_msff_4x msff1 ( | |
10765 | .l1clk(l1clk1), | |
10766 | .siclk(siclk), | |
10767 | .soclk(soclk), | |
10768 | .d(data_a), | |
10769 | .si(si), | |
10770 | .so(so1), | |
10771 | .q(q1) | |
10772 | ); | |
10773 | ||
10774 | cl_dp1_ccx_aomux2_4x mux1( | |
10775 | .in0(data_a), | |
10776 | .in1(q1), | |
10777 | .sel0(qsel0_buf), | |
10778 | .sel1(shift_buf), | |
10779 | .out(q0_in) | |
10780 | ); | |
10781 | ||
10782 | cl_dp1_ccx_msff_4x msff0 ( | |
10783 | .l1clk(l1clk0), | |
10784 | .siclk(siclk), | |
10785 | .soclk(soclk), | |
10786 | .d(q0_in), | |
10787 | .si(so1), | |
10788 | .so(so), | |
10789 | .q(q0) | |
10790 | ); | |
10791 | ||
10792 | cl_dp1_ccx_nand2_4x nand0( | |
10793 | .in0(q0), | |
10794 | .in1(grant_x), | |
10795 | .out(x4) | |
10796 | ); | |
10797 | ||
10798 | cl_dp1_ccx_nand2_12x nand1( | |
10799 | .in0(x4), | |
10800 | .in1(data_prev_x_l), | |
10801 | .out(x5) | |
10802 | ); | |
10803 | ||
10804 | cl_dp1_ccx_inv_32x inv0( | |
10805 | .in(x5), | |
10806 | .out(data_x_l) | |
10807 | ); | |
10808 | ||
10809 | endmodule // cl_dp1_ccx_mac_b | |
10810 | ||
10811 | module cl_dp1_ccx_mac_c ( | |
10812 | l1clk0, | |
10813 | l1clk1, | |
10814 | siclk, | |
10815 | soclk, | |
10816 | grant_x, | |
10817 | data_a, | |
10818 | data_crit_x_l, | |
10819 | data_ncrit_x_l, | |
10820 | data_x_l, | |
10821 | qsel0_buf, | |
10822 | shift_buf, | |
10823 | si, | |
10824 | so | |
10825 | ); | |
10826 | ||
10827 | input l1clk0; | |
10828 | input l1clk1; | |
10829 | input siclk; | |
10830 | input soclk; | |
10831 | input grant_x; | |
10832 | input data_a; | |
10833 | input data_crit_x_l; | |
10834 | input data_ncrit_x_l; | |
10835 | ||
10836 | input qsel0_buf; | |
10837 | input shift_buf; | |
10838 | ||
10839 | output data_x_l; | |
10840 | ||
10841 | input si; | |
10842 | output so; | |
10843 | ||
10844 | wire so1; | |
10845 | wire q1; | |
10846 | wire q0; | |
10847 | wire q0_in; | |
10848 | wire x4; | |
10849 | wire x5; | |
10850 | ||
10851 | ||
10852 | cl_dp1_ccx_msff_4x msff1 ( | |
10853 | .l1clk(l1clk1), | |
10854 | .siclk(siclk), | |
10855 | .soclk(soclk), | |
10856 | .d(data_a), | |
10857 | .si(si), | |
10858 | .so(so1), | |
10859 | .q(q1) | |
10860 | ); | |
10861 | ||
10862 | cl_dp1_ccx_aomux2_4x mux1( | |
10863 | .in0(data_a), | |
10864 | .in1(q1), | |
10865 | .sel0(qsel0_buf), | |
10866 | .sel1(shift_buf), | |
10867 | .out(q0_in) | |
10868 | ); | |
10869 | ||
10870 | cl_dp1_ccx_msff_4x msff0 ( | |
10871 | .l1clk(l1clk0), | |
10872 | .siclk(siclk), | |
10873 | .soclk(soclk), | |
10874 | .d(q0_in), | |
10875 | .si(so1), | |
10876 | .so(so), | |
10877 | .q(q0) | |
10878 | ); | |
10879 | ||
10880 | cl_dp1_ccx_nand2_4x nand0( | |
10881 | .in0(q0), | |
10882 | .in1(grant_x), | |
10883 | .out(x4) | |
10884 | ); | |
10885 | ||
10886 | cl_dp1_ccx_nand3_12x nand1( | |
10887 | .in0(x4), | |
10888 | .in1(data_ncrit_x_l), | |
10889 | .in2(data_crit_x_l), | |
10890 | .out(x5) | |
10891 | ); | |
10892 | ||
10893 | cl_dp1_ccx_inva_32x inv0( | |
10894 | .in(x5), | |
10895 | .out(data_x_l) | |
10896 | ); | |
10897 | ||
10898 | endmodule // cl_dp1_ccx_mac_c | |
10899 | ||
10900 | module cl_dp1_ccx_mac_b2 ( | |
10901 | l1clk0, | |
10902 | l1clk1, | |
10903 | siclk, | |
10904 | soclk, | |
10905 | grant_x, | |
10906 | data_a, | |
10907 | data_prev_x_l, | |
10908 | data_x_l, | |
10909 | qsel0_buf, | |
10910 | shift_buf, | |
10911 | si, | |
10912 | so | |
10913 | ); | |
10914 | ||
10915 | input l1clk0; | |
10916 | input l1clk1; | |
10917 | input siclk; | |
10918 | input soclk; | |
10919 | input grant_x; | |
10920 | input data_a; | |
10921 | input data_prev_x_l; | |
10922 | ||
10923 | input qsel0_buf; | |
10924 | input shift_buf; | |
10925 | ||
10926 | output data_x_l; | |
10927 | ||
10928 | input si; | |
10929 | output so; | |
10930 | ||
10931 | wire so1; | |
10932 | wire q1; | |
10933 | wire q0; | |
10934 | wire q0_in; | |
10935 | wire x4; | |
10936 | wire x5; | |
10937 | ||
10938 | ||
10939 | cl_dp1_ccx_msff_4x msff1 ( | |
10940 | .l1clk(l1clk1), | |
10941 | .siclk(siclk), | |
10942 | .soclk(soclk), | |
10943 | .d(data_a), | |
10944 | .si(si), | |
10945 | .so(so1), | |
10946 | .q(q1) | |
10947 | ); | |
10948 | ||
10949 | cl_dp1_ccx_aomux2_4x mux1( | |
10950 | .in0(data_a), | |
10951 | .in1(q1), | |
10952 | .sel0(qsel0_buf), | |
10953 | .sel1(shift_buf), | |
10954 | .out(q0_in) | |
10955 | ); | |
10956 | ||
10957 | cl_dp1_ccx_msff_4x msff0 ( | |
10958 | .l1clk(l1clk0), | |
10959 | .siclk(siclk), | |
10960 | .soclk(soclk), | |
10961 | .d(q0_in), | |
10962 | .si(so1), | |
10963 | .so(so), | |
10964 | .q(q0) | |
10965 | ); | |
10966 | ||
10967 | cl_dp1_ccx_nand2_4x nand0( | |
10968 | .in0(q0), | |
10969 | .in1(grant_x), | |
10970 | .out(x4) | |
10971 | ); | |
10972 | ||
10973 | cl_dp1_ccx_nand2_12x nand1( | |
10974 | .in0(x4), | |
10975 | .in1(data_prev_x_l), | |
10976 | .out(x5) | |
10977 | ); | |
10978 | ||
10979 | cl_dp1_ccx_inva_32x inv0( | |
10980 | .in(x5), | |
10981 | .out(data_x_l) | |
10982 | ); | |
10983 | ||
10984 | endmodule // cl_dp1_ccx_mac_b2 | |
10985 | ||
10986 | module cl_dp1_ccx_mac_c2 ( | |
10987 | l1clk0, | |
10988 | l1clk1, | |
10989 | siclk, | |
10990 | soclk, | |
10991 | grant_x, | |
10992 | data_a, | |
10993 | data_crit_x_l, | |
10994 | data_ncrit_x_l, | |
10995 | data_x_l, | |
10996 | qsel0_buf, | |
10997 | shift_buf, | |
10998 | si, | |
10999 | so | |
11000 | ); | |
11001 | ||
11002 | input l1clk0; | |
11003 | input l1clk1; | |
11004 | input siclk; | |
11005 | input soclk; | |
11006 | input grant_x; | |
11007 | input data_a; | |
11008 | input data_crit_x_l; | |
11009 | input data_ncrit_x_l; | |
11010 | ||
11011 | input qsel0_buf; | |
11012 | input shift_buf; | |
11013 | ||
11014 | output data_x_l; | |
11015 | ||
11016 | input si; | |
11017 | output so; | |
11018 | ||
11019 | wire so1; | |
11020 | wire q1; | |
11021 | wire q0; | |
11022 | wire q0_in; | |
11023 | wire x4; | |
11024 | wire x5; | |
11025 | ||
11026 | ||
11027 | cl_dp1_ccx_msff_4x msff1 ( | |
11028 | .l1clk(l1clk1), | |
11029 | .siclk(siclk), | |
11030 | .soclk(soclk), | |
11031 | .d(data_a), | |
11032 | .si(si), | |
11033 | .so(so1), | |
11034 | .q(q1) | |
11035 | ); | |
11036 | ||
11037 | cl_dp1_ccx_aomux2_4x mux1( | |
11038 | .in0(data_a), | |
11039 | .in1(q1), | |
11040 | .sel0(qsel0_buf), | |
11041 | .sel1(shift_buf), | |
11042 | .out(q0_in) | |
11043 | ); | |
11044 | ||
11045 | cl_dp1_ccx_msff_4x msff0 ( | |
11046 | .l1clk(l1clk0), | |
11047 | .siclk(siclk), | |
11048 | .soclk(soclk), | |
11049 | .d(q0_in), | |
11050 | .si(so1), | |
11051 | .so(so), | |
11052 | .q(q0) | |
11053 | ); | |
11054 | ||
11055 | cl_dp1_ccx_nand2_4x nand0( | |
11056 | .in0(q0), | |
11057 | .in1(grant_x), | |
11058 | .out(x4) | |
11059 | ); | |
11060 | ||
11061 | cl_dp1_ccx_nand3_12x nand1( | |
11062 | .in0(x4), | |
11063 | .in1(data_ncrit_x_l), | |
11064 | .in2(data_crit_x_l), | |
11065 | .out(x5) | |
11066 | ); | |
11067 | ||
11068 | cl_dp1_ccx_inva_32x inv0( | |
11069 | .in(x5), | |
11070 | .out(data_x_l) | |
11071 | ); | |
11072 | ||
11073 | endmodule // cl_dp1_ccx_mac_c2 | |
11074 | ||
11075 | module cl_dp1_ccx_aomux2_4x ( | |
11076 | in0, | |
11077 | in1, | |
11078 | sel0, | |
11079 | sel1, | |
11080 | out | |
11081 | ); | |
11082 | input in0; | |
11083 | input in1; | |
11084 | input sel0; | |
11085 | input sel1; | |
11086 | output out; | |
11087 | ||
11088 | `ifdef LIB | |
11089 | assign out = ((sel0 & in0) | | |
11090 | (sel1 & in1)); | |
11091 | `endif | |
11092 | ||
11093 | ||
11094 | endmodule | |
11095 | ||
11096 | module cl_dp1_ccx_buf_8x ( | |
11097 | in, | |
11098 | out | |
11099 | ); | |
11100 | input in; | |
11101 | output out; | |
11102 | ||
11103 | `ifdef LIB | |
11104 | assign out = in; | |
11105 | `endif | |
11106 | ||
11107 | endmodule | |
11108 | module cl_dp1_ccx_buf_1x ( | |
11109 | in, | |
11110 | out | |
11111 | ); | |
11112 | input in; | |
11113 | output out; | |
11114 | ||
11115 | `ifdef LIB | |
11116 | assign out = in; | |
11117 | `endif | |
11118 | ||
11119 | endmodule | |
11120 | module cl_dp1_ccx_bufmin_1x ( | |
11121 | in, | |
11122 | out | |
11123 | ); | |
11124 | input in; | |
11125 | output out; | |
11126 | ||
11127 | `ifdef LIB | |
11128 | assign out = in; | |
11129 | `endif | |
11130 | ||
11131 | endmodule | |
11132 | module cl_dp1_ccx_inv_12x ( | |
11133 | in, | |
11134 | out | |
11135 | ); | |
11136 | input in; | |
11137 | output out; | |
11138 | ||
11139 | `ifdef LIB | |
11140 | assign out = ~in; | |
11141 | `endif | |
11142 | ||
11143 | endmodule | |
11144 | module cl_dp1_ccx_inv_32x ( | |
11145 | in, | |
11146 | out | |
11147 | ); | |
11148 | input in; | |
11149 | output out; | |
11150 | ||
11151 | `ifdef LIB | |
11152 | assign out = ~in; | |
11153 | `endif | |
11154 | ||
11155 | endmodule | |
11156 | module cl_dp1_ccx_inva_32x ( | |
11157 | in, | |
11158 | out | |
11159 | ); | |
11160 | input in; | |
11161 | output out; | |
11162 | ||
11163 | `ifdef LIB | |
11164 | assign out = ~in; | |
11165 | `endif | |
11166 | ||
11167 | endmodule | |
11168 | ||
11169 | module cl_dp1_ccx_msff_16x ( q, so, d, l1clk, si, siclk, soclk ); | |
11170 | // RFM 05-14-2004 | |
11171 | // Level sensitive in SCAN_MODE | |
11172 | // Edge triggered when not in SCAN_MODE | |
11173 | ||
11174 | ||
11175 | parameter SIZE = 1; | |
11176 | ||
11177 | output q; | |
11178 | output so; | |
11179 | ||
11180 | input d; | |
11181 | input l1clk; | |
11182 | input si; | |
11183 | input siclk; | |
11184 | input soclk; | |
11185 | ||
11186 | reg q; | |
11187 | wire so; | |
11188 | wire l1clk, siclk, soclk; | |
11189 | ||
11190 | `ifdef SCAN_MODE | |
11191 | ||
11192 | reg l1; | |
11193 | `ifdef FAST_FLUSH | |
11194 | always @(posedge l1clk or posedge siclk ) begin | |
11195 | if (siclk) begin | |
11196 | q <= 1'b0; //pseudo flush reset | |
11197 | end else begin | |
11198 | q <= d; | |
11199 | end | |
11200 | end | |
11201 | `else | |
11202 | always @(l1clk or siclk or soclk or d or si) | |
11203 | begin | |
11204 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
11205 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
11206 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
11207 | ||
11208 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
11209 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
11210 | end | |
11211 | `endif | |
11212 | `else | |
11213 | wire si_unused; | |
11214 | wire siclk_unused; | |
11215 | wire soclk_unused; | |
11216 | assign si_unused = si; | |
11217 | assign siclk_unused = siclk; | |
11218 | assign soclk_unused = soclk; | |
11219 | ||
11220 | ||
11221 | `ifdef INITLATZERO | |
11222 | initial q = 1'b0; | |
11223 | `endif | |
11224 | ||
11225 | always @(posedge l1clk) | |
11226 | begin | |
11227 | if (!siclk && !soclk) q <= d; | |
11228 | else q <= 1'bx; | |
11229 | end | |
11230 | `endif | |
11231 | ||
11232 | assign so = q; | |
11233 | ||
11234 | endmodule // dff | |
11235 | module cl_dp1_ccx_msffmin_4x ( q, so, d, l1clk, si, siclk, soclk ); | |
11236 | // RFM 05-14-2004 | |
11237 | // Level sensitive in SCAN_MODE | |
11238 | // Edge triggered when not in SCAN_MODE | |
11239 | ||
11240 | ||
11241 | parameter SIZE = 1; | |
11242 | ||
11243 | output q; | |
11244 | output so; | |
11245 | ||
11246 | input d; | |
11247 | input l1clk; | |
11248 | input si; | |
11249 | input siclk; | |
11250 | input soclk; | |
11251 | ||
11252 | reg q; | |
11253 | wire so; | |
11254 | wire l1clk, siclk, soclk; | |
11255 | ||
11256 | `ifdef SCAN_MODE | |
11257 | ||
11258 | reg l1; | |
11259 | `ifdef FAST_FLUSH | |
11260 | always @(posedge l1clk or posedge siclk ) begin | |
11261 | if (siclk) begin | |
11262 | q <= 1'b0; //pseudo flush reset | |
11263 | end else begin | |
11264 | q <= d; | |
11265 | end | |
11266 | end | |
11267 | `else | |
11268 | always @(l1clk or siclk or soclk or d or si) | |
11269 | begin | |
11270 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
11271 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
11272 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
11273 | ||
11274 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
11275 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
11276 | end | |
11277 | `endif | |
11278 | `else | |
11279 | wire si_unused; | |
11280 | wire siclk_unused; | |
11281 | wire soclk_unused; | |
11282 | assign si_unused = si; | |
11283 | assign siclk_unused = siclk; | |
11284 | assign soclk_unused = soclk; | |
11285 | ||
11286 | ||
11287 | `ifdef INITLATZERO | |
11288 | initial q = 1'b0; | |
11289 | `endif | |
11290 | ||
11291 | always @(posedge l1clk) | |
11292 | begin | |
11293 | if (!siclk && !soclk) q <= d; | |
11294 | else q <= 1'bx; | |
11295 | end | |
11296 | `endif | |
11297 | ||
11298 | assign so = q; | |
11299 | ||
11300 | endmodule // dff | |
11301 | module cl_dp1_ccx_msff_4x ( q, so, d, l1clk, si, siclk, soclk ); | |
11302 | // RFM 05-14-2004 | |
11303 | // Level sensitive in SCAN_MODE | |
11304 | // Edge triggered when not in SCAN_MODE | |
11305 | ||
11306 | ||
11307 | parameter SIZE = 1; | |
11308 | ||
11309 | output q; | |
11310 | output so; | |
11311 | ||
11312 | input d; | |
11313 | input l1clk; | |
11314 | input si; | |
11315 | input siclk; | |
11316 | input soclk; | |
11317 | ||
11318 | reg q; | |
11319 | wire so; | |
11320 | wire l1clk, siclk, soclk; | |
11321 | ||
11322 | `ifdef SCAN_MODE | |
11323 | ||
11324 | reg l1; | |
11325 | `ifdef FAST_FLUSH | |
11326 | always @(posedge l1clk or posedge siclk ) begin | |
11327 | if (siclk) begin | |
11328 | q <= 1'b0; //pseudo flush reset | |
11329 | end else begin | |
11330 | q <= d; | |
11331 | end | |
11332 | end | |
11333 | `else | |
11334 | always @(l1clk or siclk or soclk or d or si) | |
11335 | begin | |
11336 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
11337 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
11338 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
11339 | ||
11340 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
11341 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
11342 | end | |
11343 | `endif | |
11344 | `else | |
11345 | wire si_unused; | |
11346 | wire siclk_unused; | |
11347 | wire soclk_unused; | |
11348 | assign si_unused = si; | |
11349 | assign siclk_unused = siclk; | |
11350 | assign soclk_unused = soclk; | |
11351 | ||
11352 | ||
11353 | `ifdef INITLATZERO | |
11354 | initial q = 1'b0; | |
11355 | `endif | |
11356 | ||
11357 | always @(posedge l1clk) | |
11358 | begin | |
11359 | if (!siclk && !soclk) q <= d; | |
11360 | else q <= 1'bx; | |
11361 | end | |
11362 | `endif | |
11363 | ||
11364 | assign so = q; | |
11365 | ||
11366 | endmodule // dff | |
11367 | module cl_dp1_ccx_msff_8x ( q, so, d, l1clk, si, siclk, soclk ); | |
11368 | // RFM 05-14-2004 | |
11369 | // Level sensitive in SCAN_MODE | |
11370 | // Edge triggered when not in SCAN_MODE | |
11371 | ||
11372 | ||
11373 | parameter SIZE = 1; | |
11374 | ||
11375 | output q; | |
11376 | output so; | |
11377 | ||
11378 | input d; | |
11379 | input l1clk; | |
11380 | input si; | |
11381 | input siclk; | |
11382 | input soclk; | |
11383 | ||
11384 | reg q; | |
11385 | wire so; | |
11386 | wire l1clk, siclk, soclk; | |
11387 | ||
11388 | `ifdef SCAN_MODE | |
11389 | ||
11390 | reg l1; | |
11391 | `ifdef FAST_FLUSH | |
11392 | always @(posedge l1clk or posedge siclk ) begin | |
11393 | if (siclk) begin | |
11394 | q <= 1'b0; //pseudo flush reset | |
11395 | end else begin | |
11396 | q <= d; | |
11397 | end | |
11398 | end | |
11399 | `else | |
11400 | always @(l1clk or siclk or soclk or d or si) | |
11401 | begin | |
11402 | if (!l1clk && !siclk) l1 <= d; // Load master with data | |
11403 | else if ( l1clk && siclk) l1 <= si; // Load master with scan or flush | |
11404 | else if (!l1clk && siclk) l1 <= 1'bx; // Conflict between data and scan | |
11405 | ||
11406 | else if ( l1clk && !siclk && !soclk) q <= l1; // Load slave with master data | |
11407 | if ( l1clk && siclk && !soclk) q <= si; // Flush | |
11408 | end | |
11409 | `endif | |
11410 | `else | |
11411 | wire si_unused; | |
11412 | wire siclk_unused; | |
11413 | wire soclk_unused; | |
11414 | assign si_unused = si; | |
11415 | assign siclk_unused = siclk; | |
11416 | assign soclk_unused = soclk; | |
11417 | ||
11418 | ||
11419 | `ifdef INITLATZERO | |
11420 | initial q = 1'b0; | |
11421 | `endif | |
11422 | ||
11423 | always @(posedge l1clk) | |
11424 | begin | |
11425 | if (!siclk && !soclk) q <= d; | |
11426 | else q <= 1'bx; | |
11427 | end | |
11428 | `endif | |
11429 | ||
11430 | assign so = q; | |
11431 | ||
11432 | endmodule // dff | |
11433 | ||
11434 | module cl_dp1_ccx_nand2_1x ( | |
11435 | in0, | |
11436 | in1, | |
11437 | out | |
11438 | ); | |
11439 | input in0; | |
11440 | input in1; | |
11441 | output out; | |
11442 | ||
11443 | `ifdef LIB | |
11444 | assign out = ~(in0 & in1); | |
11445 | `endif | |
11446 | ||
11447 | endmodule | |
11448 | module cl_dp1_ccx_nand2_12x ( | |
11449 | in0, | |
11450 | in1, | |
11451 | out | |
11452 | ); | |
11453 | input in0; | |
11454 | input in1; | |
11455 | output out; | |
11456 | ||
11457 | `ifdef LIB | |
11458 | assign out = ~(in0 & in1); | |
11459 | `endif | |
11460 | ||
11461 | endmodule | |
11462 | module cl_dp1_ccx_nand2_4x ( | |
11463 | in0, | |
11464 | in1, | |
11465 | out | |
11466 | ); | |
11467 | input in0; | |
11468 | input in1; | |
11469 | output out; | |
11470 | ||
11471 | `ifdef LIB | |
11472 | assign out = ~(in0 & in1); | |
11473 | `endif | |
11474 | ||
11475 | endmodule | |
11476 | module cl_dp1_ccx_nand3_12x ( | |
11477 | in0, | |
11478 | in1, | |
11479 | in2, | |
11480 | out | |
11481 | ); | |
11482 | input in0; | |
11483 | input in1; | |
11484 | input in2; | |
11485 | output out; | |
11486 | ||
11487 | `ifdef LIB | |
11488 | assign out = ~(in0 & in1 & in2); | |
11489 | `endif | |
11490 | ||
11491 | endmodule | |
11492 | module cl_dp1_ccx_l1hdr_16x (l1clk, | |
11493 | l2clk, | |
11494 | se, | |
11495 | pce, | |
11496 | pce_ov, | |
11497 | stop, | |
11498 | aclk, | |
11499 | bclk, | |
11500 | siclk_out, | |
11501 | soclk_out | |
11502 | ); | |
11503 | // RFM 05/21/2004 | |
11504 | ||
11505 | ||
11506 | output l1clk; | |
11507 | input l2clk; // level 2 clock, from clock grid | |
11508 | input se; // Scan Enable | |
11509 | input pce; // Clock enable for local power savings | |
11510 | input pce_ov; // TCU sourced clock enable override for testing | |
11511 | input stop; // TCU/CCU sourced clock stop for debug | |
11512 | input aclk; | |
11513 | input bclk; | |
11514 | output siclk_out; | |
11515 | output soclk_out; | |
11516 | `ifdef FORMAL_TOOL | |
11517 | wire l1en = (~stop & ( pce | pce_ov )); | |
11518 | assign l1clk = (l2clk & l1en) | se; | |
11519 | assign siclk_out = aclk; | |
11520 | assign soclk_out = bclk; | |
11521 | `else | |
11522 | `ifdef LIB | |
11523 | reg l1en; | |
11524 | `ifdef SCAN_MODE | |
11525 | always @ (l2clk or stop or pce or pce_ov) | |
11526 | begin | |
11527 | if (~l2clk) l1en <= (~stop & (pce | pce_ov)); | |
11528 | end | |
11529 | `else | |
11530 | ||
11531 | always @ (negedge l2clk ) | |
11532 | begin | |
11533 | l1en <= (~stop & ( pce | pce_ov )); | |
11534 | end | |
11535 | `endif | |
11536 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
11537 | ||
11538 | assign siclk_out = aclk; | |
11539 | assign soclk_out = bclk; | |
11540 | ||
11541 | `endif // `ifdef LIB | |
11542 | `endif // !`ifdef FORMAL_TOOL | |
11543 | ||
11544 | ||
11545 | endmodule | |
11546 | ||
11547 | module cl_dp1_ccx_l1hdr_8x (l1clk, | |
11548 | l2clk, | |
11549 | se, | |
11550 | pce, | |
11551 | pce_ov, | |
11552 | stop, | |
11553 | aclk, | |
11554 | bclk, | |
11555 | siclk_out, | |
11556 | soclk_out | |
11557 | ); | |
11558 | // RFM 05/21/2004 | |
11559 | ||
11560 | ||
11561 | output l1clk; | |
11562 | input l2clk; // level 2 clock, from clock grid | |
11563 | input se; // Scan Enable | |
11564 | input pce; // Clock enable for local power savings | |
11565 | input pce_ov; // TCU sourced clock enable override for testing | |
11566 | input stop; // TCU/CCU sourced clock stop for debug | |
11567 | input aclk; | |
11568 | input bclk; | |
11569 | output siclk_out; | |
11570 | output soclk_out; | |
11571 | `ifdef FORMAL_TOOL | |
11572 | wire l1en = (~stop & ( pce | pce_ov )); | |
11573 | assign l1clk = (l2clk & l1en) | se; | |
11574 | assign siclk_out = aclk; | |
11575 | assign soclk_out = bclk; | |
11576 | `else | |
11577 | `ifdef LIB | |
11578 | reg l1en; | |
11579 | `ifdef SCAN_MODE | |
11580 | always @ (l2clk or stop or pce or pce_ov) | |
11581 | begin | |
11582 | if (~l2clk) l1en <= (~stop & (pce | pce_ov)); | |
11583 | end | |
11584 | `else | |
11585 | ||
11586 | always @ (negedge l2clk ) | |
11587 | begin | |
11588 | l1en <= (~stop & ( pce | pce_ov )); | |
11589 | end | |
11590 | `endif | |
11591 | assign l1clk = (l2clk & l1en) || se; // se is async and highest priority | |
11592 | ||
11593 | assign siclk_out = aclk; | |
11594 | assign soclk_out = bclk; | |
11595 | ||
11596 | `endif // `ifdef LIB | |
11597 | `endif // !`ifdef FORMAL_TOOL | |
11598 | ||
11599 | ||
11600 | endmodule |