Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: cl_u1.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | module cl_u1_aoi12_12x ( | |
36 | out, | |
37 | in10, | |
38 | in00, | |
39 | in01 ); | |
40 | ||
41 | output out; | |
42 | input in10; | |
43 | input in00; | |
44 | input in01; | |
45 | ||
46 | `ifdef LIB | |
47 | assign out = ~(( in10 ) | ( in00 & in01 )); | |
48 | `endif | |
49 | ||
50 | endmodule | |
51 | // -------------------------------------------------- | |
52 | // File: cl_u1_aoi12_16x.behV | |
53 | // Auto generated verilog module by HnBCellAuto | |
54 | // | |
55 | // Created: Thursday Nov 29,2001 at 11:51:25 AM PST | |
56 | // By: balmiki | |
57 | // -------------------------------------------------- | |
58 | // | |
59 | module cl_u1_aoi12_16x ( | |
60 | out, | |
61 | in10, | |
62 | in00, | |
63 | in01 ); | |
64 | ||
65 | output out; | |
66 | input in10; | |
67 | input in00; | |
68 | input in01; | |
69 | ||
70 | `ifdef LIB | |
71 | assign out = ~(( in10 ) | ( in00 & in01 )); | |
72 | `endif | |
73 | ||
74 | endmodule | |
75 | // -------------------------------------------------- | |
76 | // File: cl_u1_aoi12_1x.behV | |
77 | // Auto generated verilog module by HnBCellAuto | |
78 | // | |
79 | // Created: Thursday Dec 6,2001 at 02:09:00 PM PST | |
80 | // By: balmiki | |
81 | // -------------------------------------------------- | |
82 | // | |
83 | module cl_u1_aoi12_1x ( | |
84 | out, | |
85 | in10, | |
86 | in00, | |
87 | in01 ); | |
88 | ||
89 | output out; | |
90 | input in10; | |
91 | input in00; | |
92 | input in01; | |
93 | ||
94 | `ifdef LIB | |
95 | assign out = ~(( in10 ) | ( in00 & in01 )); | |
96 | `endif | |
97 | ||
98 | endmodule | |
99 | // -------------------------------------------------- | |
100 | // File: cl_u1_aoi12_2x.behV | |
101 | // Auto generated verilog module by HnBCellAuto | |
102 | // | |
103 | // Created: Thursday Nov 29,2001 at 11:51:25 AM PST | |
104 | // By: balmiki | |
105 | // -------------------------------------------------- | |
106 | // | |
107 | module cl_u1_aoi12_2x ( | |
108 | out, | |
109 | in10, | |
110 | in00, | |
111 | in01 ); | |
112 | ||
113 | output out; | |
114 | input in10; | |
115 | input in00; | |
116 | input in01; | |
117 | ||
118 | `ifdef LIB | |
119 | assign out = ~(( in10 ) | ( in00 & in01 )); | |
120 | `endif | |
121 | ||
122 | endmodule | |
123 | // -------------------------------------------------- | |
124 | // File: cl_u1_aoi12_4x.behV | |
125 | // Auto generated verilog module by HnBCellAuto | |
126 | // | |
127 | // Created: Thursday Nov 29,2001 at 11:51:25 AM PST | |
128 | // By: balmiki | |
129 | // -------------------------------------------------- | |
130 | // | |
131 | module cl_u1_aoi12_4x ( | |
132 | out, | |
133 | in10, | |
134 | in00, | |
135 | in01 ); | |
136 | ||
137 | output out; | |
138 | input in10; | |
139 | input in00; | |
140 | input in01; | |
141 | ||
142 | `ifdef LIB | |
143 | assign out = ~(( in10 ) | ( in00 & in01 )); | |
144 | `endif | |
145 | ||
146 | endmodule | |
147 | // -------------------------------------------------- | |
148 | // File: cl_u1_aoi12_8x.behV | |
149 | // Auto generated verilog module by HnBCellAuto | |
150 | // | |
151 | // Created: Thursday Nov 29,2001 at 11:51:25 AM PST | |
152 | // By: balmiki | |
153 | // -------------------------------------------------- | |
154 | // | |
155 | module cl_u1_aoi12_8x ( | |
156 | out, | |
157 | in10, | |
158 | in00, | |
159 | in01 ); | |
160 | ||
161 | output out; | |
162 | input in10; | |
163 | input in00; | |
164 | input in01; | |
165 | ||
166 | `ifdef LIB | |
167 | assign out = ~(( in10 ) | ( in00 & in01 )); | |
168 | `endif | |
169 | ||
170 | endmodule | |
171 | // -------------------------------------------------- | |
172 | // File: cl_u1_aoi21_12x.behV | |
173 | // Auto generated verilog module by HnBCellAuto | |
174 | // | |
175 | // Created: Monday Oct 8,2001 at 11:32:15 AM PDT | |
176 | // By: balmiki | |
177 | // -------------------------------------------------- | |
178 | // | |
179 | module cl_u1_aoi21_12x ( | |
180 | out, | |
181 | in10, | |
182 | in11, | |
183 | in00 ); | |
184 | ||
185 | output out; | |
186 | input in10; | |
187 | input in11; | |
188 | input in00; | |
189 | ||
190 | `ifdef LIB | |
191 | assign out = ~(( in10 & in11 ) | ( in00 )); | |
192 | `endif | |
193 | ||
194 | endmodule | |
195 | // -------------------------------------------------- | |
196 | // File: cl_u1_aoi21_16x.behV | |
197 | // Auto generated verilog module by HnBCellAuto | |
198 | // | |
199 | // Created: Monday Oct 8,2001 at 11:32:15 AM PDT | |
200 | // By: balmiki | |
201 | // -------------------------------------------------- | |
202 | // | |
203 | module cl_u1_aoi21_16x ( | |
204 | out, | |
205 | in10, | |
206 | in11, | |
207 | in00 ); | |
208 | ||
209 | output out; | |
210 | input in10; | |
211 | input in11; | |
212 | input in00; | |
213 | ||
214 | `ifdef LIB | |
215 | assign out = ~(( in10 & in11 ) | ( in00 )); | |
216 | `endif | |
217 | ||
218 | endmodule | |
219 | // -------------------------------------------------- | |
220 | // File: cl_u1_aoi21_1x.behV | |
221 | // Auto generated verilog module by HnBCellAuto | |
222 | // | |
223 | // Created: Monday Oct 8,2001 at 11:32:15 AM PDT | |
224 | // By: balmiki | |
225 | // -------------------------------------------------- | |
226 | // | |
227 | module cl_u1_aoi21_1x ( | |
228 | out, | |
229 | in10, | |
230 | in11, | |
231 | in00 ); | |
232 | ||
233 | output out; | |
234 | input in10; | |
235 | input in11; | |
236 | input in00; | |
237 | ||
238 | `ifdef LIB | |
239 | assign out = ~(( in10 & in11 ) | ( in00 )); | |
240 | `endif | |
241 | ||
242 | endmodule | |
243 | // -------------------------------------------------- | |
244 | // File: cl_u1_aoi21_2x.behV | |
245 | // Auto generated verilog module by HnBCellAuto | |
246 | // | |
247 | // Created: Monday Oct 8,2001 at 11:32:15 AM PDT | |
248 | // By: balmiki | |
249 | // -------------------------------------------------- | |
250 | // | |
251 | module cl_u1_aoi21_2x ( | |
252 | out, | |
253 | in10, | |
254 | in11, | |
255 | in00 ); | |
256 | ||
257 | output out; | |
258 | input in10; | |
259 | input in11; | |
260 | input in00; | |
261 | ||
262 | `ifdef LIB | |
263 | assign out = ~(( in10 & in11 ) | ( in00 )); | |
264 | `endif | |
265 | ||
266 | endmodule | |
267 | // -------------------------------------------------- | |
268 | // File: cl_u1_aoi21_4x.behV | |
269 | // Auto generated verilog module by HnBCellAuto | |
270 | // | |
271 | // Created: Monday Oct 8,2001 at 11:32:15 AM PDT | |
272 | // By: balmiki | |
273 | // -------------------------------------------------- | |
274 | // | |
275 | module cl_u1_aoi21_4x ( | |
276 | out, | |
277 | in10, | |
278 | in11, | |
279 | in00 ); | |
280 | ||
281 | output out; | |
282 | input in10; | |
283 | input in11; | |
284 | input in00; | |
285 | ||
286 | `ifdef LIB | |
287 | assign out = ~(( in10 & in11 ) | ( in00 )); | |
288 | `endif | |
289 | ||
290 | endmodule | |
291 | // -------------------------------------------------- | |
292 | // File: cl_u1_aoi21_8x.behV | |
293 | // Auto generated verilog module by HnBCellAuto | |
294 | // | |
295 | // Created: Monday Oct 8,2001 at 11:32:15 AM PDT | |
296 | // By: balmiki | |
297 | // -------------------------------------------------- | |
298 | // | |
299 | module cl_u1_aoi21_8x ( | |
300 | out, | |
301 | in10, | |
302 | in11, | |
303 | in00 ); | |
304 | ||
305 | output out; | |
306 | input in10; | |
307 | input in11; | |
308 | input in00; | |
309 | ||
310 | `ifdef LIB | |
311 | assign out = ~(( in10 & in11 ) | ( in00 )); | |
312 | `endif | |
313 | ||
314 | endmodule | |
315 | // -------------------------------------------------- | |
316 | // File: cl_u1_aoi22_12x.behV | |
317 | // Auto generated verilog module by HnBCellAuto | |
318 | // | |
319 | // Created: Monday Oct 8,2001 at 11:32:16 AM PDT | |
320 | // By: balmiki | |
321 | // -------------------------------------------------- | |
322 | // | |
323 | module cl_u1_aoi22_12x ( | |
324 | out, | |
325 | in10, | |
326 | in11, | |
327 | in00, | |
328 | in01 ); | |
329 | ||
330 | output out; | |
331 | input in10; | |
332 | input in11; | |
333 | input in00; | |
334 | input in01; | |
335 | ||
336 | `ifdef LIB | |
337 | assign out = ~(( in10 & in11 ) | ( in00 & in01 )); | |
338 | `endif | |
339 | ||
340 | endmodule | |
341 | ||
342 | // -------------------------------------------------- | |
343 | // File: cl_u1_aoi22_1x.behV | |
344 | // Auto generated verilog module by HnBCellAuto | |
345 | // | |
346 | // Created: Wednesday May 29,2002 at 04:04:32 PM PDT | |
347 | // By: balmiki | |
348 | // -------------------------------------------------- | |
349 | // | |
350 | module cl_u1_aoi22_1x ( | |
351 | out, | |
352 | in10, | |
353 | in11, | |
354 | in00, | |
355 | in01 ); | |
356 | ||
357 | output out; | |
358 | input in10; | |
359 | input in11; | |
360 | input in00; | |
361 | input in01; | |
362 | ||
363 | `ifdef LIB | |
364 | assign out = ~(( in10 & in11 ) | ( in00 & in01 )); | |
365 | `endif | |
366 | ||
367 | endmodule | |
368 | // -------------------------------------------------- | |
369 | // File: cl_u1_aoi22_2x.behV | |
370 | // Auto generated verilog module by HnBCellAuto | |
371 | // | |
372 | // Created: Monday Oct 8,2001 at 11:32:16 AM PDT | |
373 | // By: balmiki | |
374 | // -------------------------------------------------- | |
375 | // | |
376 | module cl_u1_aoi22_2x ( | |
377 | out, | |
378 | in10, | |
379 | in11, | |
380 | in00, | |
381 | in01 ); | |
382 | ||
383 | output out; | |
384 | input in10; | |
385 | input in11; | |
386 | input in00; | |
387 | input in01; | |
388 | ||
389 | `ifdef LIB | |
390 | assign out = ~(( in10 & in11 ) | ( in00 & in01 )); | |
391 | `endif | |
392 | ||
393 | endmodule | |
394 | ||
395 | `ifdef FPGA | |
396 | `else | |
397 | ||
398 | // -------------------------------------------------- | |
399 | // File: cl_u1_aoi22_4x.behV | |
400 | // Auto generated verilog module by HnBCellAuto | |
401 | // | |
402 | // Created: Monday Oct 8,2001 at 11:32:16 AM PDT | |
403 | // By: balmiki | |
404 | // -------------------------------------------------- | |
405 | // | |
406 | module cl_u1_aoi22_4x ( | |
407 | out, | |
408 | in10, | |
409 | in11, | |
410 | in00, | |
411 | in01 ); | |
412 | ||
413 | output out; | |
414 | input in10; | |
415 | input in11; | |
416 | input in00; | |
417 | input in01; | |
418 | ||
419 | `ifdef LIB | |
420 | assign out = ~(( in10 & in11 ) | ( in00 & in01 )); | |
421 | `endif | |
422 | ||
423 | endmodule | |
424 | `endif // `ifdef FPGA | |
425 | ||
426 | // -------------------------------------------------- | |
427 | // File: cl_u1_aoi22_8x.behV | |
428 | // Auto generated verilog module by HnBCellAuto | |
429 | // | |
430 | // Created: Monday Oct 8,2001 at 11:32:16 AM PDT | |
431 | // By: balmiki | |
432 | // -------------------------------------------------- | |
433 | // | |
434 | module cl_u1_aoi22_8x ( | |
435 | out, | |
436 | in10, | |
437 | in11, | |
438 | in00, | |
439 | in01 ); | |
440 | ||
441 | output out; | |
442 | input in10; | |
443 | input in11; | |
444 | input in00; | |
445 | input in01; | |
446 | ||
447 | `ifdef LIB | |
448 | assign out = ~(( in10 & in11 ) | ( in00 & in01 )); | |
449 | `endif | |
450 | ||
451 | endmodule | |
452 | ||
453 | ||
454 | // -------------------------------------------------- | |
455 | // File: cl_u1_aoi33_1x.behV | |
456 | // Auto generated verilog module by HnBCellAuto | |
457 | // | |
458 | // Created: Thursday Dec 6,2001 at 02:09:02 PM PST | |
459 | // By: balmiki | |
460 | // -------------------------------------------------- | |
461 | // | |
462 | module cl_u1_aoi33_1x ( | |
463 | out, | |
464 | in10, | |
465 | in11, | |
466 | in12, | |
467 | in00, | |
468 | in01, | |
469 | in02 ); | |
470 | ||
471 | output out; | |
472 | input in10; | |
473 | input in11; | |
474 | input in12; | |
475 | input in00; | |
476 | input in01; | |
477 | input in02; | |
478 | ||
479 | `ifdef LIB | |
480 | assign out = ~(( in10 & in11 & in12 ) | ( in00 & in01 & in02 )); | |
481 | `endif | |
482 | ||
483 | endmodule | |
484 | // -------------------------------------------------- | |
485 | // File: cl_u1_aoi33_2x.behV | |
486 | // Auto generated verilog module by HnBCellAuto | |
487 | // | |
488 | // Created: Monday Oct 8,2001 at 11:32:18 AM PDT | |
489 | // By: balmiki | |
490 | // -------------------------------------------------- | |
491 | // | |
492 | module cl_u1_aoi33_2x ( | |
493 | out, | |
494 | in10, | |
495 | in11, | |
496 | in12, | |
497 | in00, | |
498 | in01, | |
499 | in02 ); | |
500 | ||
501 | output out; | |
502 | input in10; | |
503 | input in11; | |
504 | input in12; | |
505 | input in00; | |
506 | input in01; | |
507 | input in02; | |
508 | ||
509 | `ifdef LIB | |
510 | assign out = ~(( in10 & in11 & in12 ) | ( in00 & in01 & in02 )); | |
511 | `endif | |
512 | ||
513 | endmodule | |
514 | // -------------------------------------------------- | |
515 | // File: cl_u1_aoi33_4x.behV | |
516 | // Auto generated verilog module by HnBCellAuto | |
517 | // | |
518 | // Created: Monday Oct 8,2001 at 11:32:18 AM PDT | |
519 | // By: balmiki | |
520 | // -------------------------------------------------- | |
521 | // | |
522 | module cl_u1_aoi33_4x ( | |
523 | out, | |
524 | in10, | |
525 | in11, | |
526 | in12, | |
527 | in00, | |
528 | in01, | |
529 | in02 ); | |
530 | ||
531 | output out; | |
532 | input in10; | |
533 | input in11; | |
534 | input in12; | |
535 | input in00; | |
536 | input in01; | |
537 | input in02; | |
538 | ||
539 | `ifdef LIB | |
540 | assign out = ~(( in10 & in11 & in12 ) | ( in00 & in01 & in02 )); | |
541 | `endif | |
542 | ||
543 | endmodule | |
544 | // -------------------------------------------------- | |
545 | // File: cl_u1_aoi33_8x.behV | |
546 | // Auto generated verilog module by HnBCellAuto | |
547 | // | |
548 | // Created: Monday Oct 8,2001 at 11:32:18 AM PDT | |
549 | // By: balmiki | |
550 | // -------------------------------------------------- | |
551 | // | |
552 | module cl_u1_aoi33_8x ( | |
553 | out, | |
554 | in10, | |
555 | in11, | |
556 | in12, | |
557 | in00, | |
558 | in01, | |
559 | in02 ); | |
560 | ||
561 | output out; | |
562 | input in10; | |
563 | input in11; | |
564 | input in12; | |
565 | input in00; | |
566 | input in01; | |
567 | input in02; | |
568 | ||
569 | `ifdef LIB | |
570 | assign out = ~(( in10 & in11 & in12 ) | ( in00 & in01 & in02 )); | |
571 | `endif | |
572 | ||
573 | endmodule | |
574 | module cl_u1_rep_lvt_32x ( | |
575 | in, | |
576 | out | |
577 | ); | |
578 | input in; | |
579 | output out; | |
580 | ||
581 | `ifdef LIB | |
582 | //assign out = in; | |
583 | buf (out, in); | |
584 | `endif | |
585 | ||
586 | endmodule | |
587 | module cl_u1_rep_lvt_48x ( | |
588 | in, | |
589 | out | |
590 | ); | |
591 | input in; | |
592 | output out; | |
593 | ||
594 | `ifdef LIB | |
595 | //assign out = in; | |
596 | buf (out, in); | |
597 | `endif | |
598 | ||
599 | endmodule | |
600 | module cl_u1_rep_32x ( | |
601 | in, | |
602 | out | |
603 | ); | |
604 | input in; | |
605 | output out; | |
606 | ||
607 | `ifdef LIB | |
608 | //assign out = in; | |
609 | buf (out, in); | |
610 | `endif | |
611 | ||
612 | endmodule | |
613 | module cl_u1_rep_40x ( | |
614 | in, | |
615 | out | |
616 | ); | |
617 | input in; | |
618 | output out; | |
619 | ||
620 | `ifdef LIB | |
621 | //assign out = in; | |
622 | buf (out, in); | |
623 | `endif | |
624 | ||
625 | endmodule | |
626 | module cl_u1_rep_24x ( | |
627 | in, | |
628 | out | |
629 | ); | |
630 | input in; | |
631 | output out; | |
632 | ||
633 | `ifdef LIB | |
634 | //assign out = in; | |
635 | buf (out, in); | |
636 | `endif | |
637 | ||
638 | endmodule | |
639 | module cl_u1_rep_16x ( | |
640 | in, | |
641 | out | |
642 | ); | |
643 | input in; | |
644 | output out; | |
645 | ||
646 | `ifdef LIB | |
647 | //assign out = in; | |
648 | buf (out, in); | |
649 | `endif | |
650 | ||
651 | endmodule | |
652 | module cl_u1_rep_8x ( | |
653 | in, | |
654 | out | |
655 | ); | |
656 | input in; | |
657 | output out; | |
658 | ||
659 | `ifdef LIB | |
660 | //assign out = in; | |
661 | buf (out, in); | |
662 | `endif | |
663 | ||
664 | endmodule | |
665 | module cl_u1_rep_48x ( | |
666 | in, | |
667 | out | |
668 | ); | |
669 | input in; | |
670 | output out; | |
671 | ||
672 | `ifdef LIB | |
673 | //assign out = in; | |
674 | buf (out, in); | |
675 | `endif | |
676 | ||
677 | endmodule | |
678 | module cl_u1_rep_dcp2x_32x ( | |
679 | in, | |
680 | out | |
681 | ); | |
682 | input in; | |
683 | output out; | |
684 | ||
685 | `ifdef LIB | |
686 | //assign out = in; | |
687 | buf (out, in); | |
688 | `endif | |
689 | ||
690 | endmodule | |
691 | ||
692 | module cl_u1_rep_dcp2x_16x ( | |
693 | in, | |
694 | out | |
695 | ); | |
696 | input in; | |
697 | output out; | |
698 | ||
699 | `ifdef LIB | |
700 | //assign out = in; | |
701 | buf (out, in); | |
702 | `endif | |
703 | ||
704 | endmodule | |
705 | module cl_u1_rep_dcp2x_24x ( | |
706 | in, | |
707 | out | |
708 | ); | |
709 | input in; | |
710 | output out; | |
711 | ||
712 | `ifdef LIB | |
713 | //assign out = in; | |
714 | buf (out, in); | |
715 | `endif | |
716 | ||
717 | endmodule | |
718 | module cl_u1_rep_dcp2x_40x ( | |
719 | in, | |
720 | out | |
721 | ); | |
722 | input in; | |
723 | output out; | |
724 | ||
725 | `ifdef LIB | |
726 | //assign out = in; | |
727 | buf (out, in); | |
728 | `endif | |
729 | ||
730 | endmodule | |
731 | module cl_u1_rep_dcp2x_48x ( | |
732 | in, | |
733 | out | |
734 | ); | |
735 | input in; | |
736 | output out; | |
737 | ||
738 | `ifdef LIB | |
739 | //assign out = in; | |
740 | buf (out, in); | |
741 | `endif | |
742 | ||
743 | endmodule | |
744 | module cl_u1_rep_dcp_32x ( | |
745 | in, | |
746 | out | |
747 | ); | |
748 | input in; | |
749 | output out; | |
750 | ||
751 | `ifdef LIB | |
752 | //assign out = in; | |
753 | buf (out, in); | |
754 | `endif | |
755 | ||
756 | endmodule | |
757 | ||
758 | module cl_u1_rep_dcp_16x ( | |
759 | in, | |
760 | out | |
761 | ); | |
762 | input in; | |
763 | output out; | |
764 | ||
765 | `ifdef LIB | |
766 | //assign out = in; | |
767 | buf (out, in); | |
768 | `endif | |
769 | ||
770 | endmodule | |
771 | module cl_u1_rep_dcp_24x ( | |
772 | in, | |
773 | out | |
774 | ); | |
775 | input in; | |
776 | output out; | |
777 | ||
778 | `ifdef LIB | |
779 | //assign out = in; | |
780 | buf (out, in); | |
781 | `endif | |
782 | ||
783 | endmodule | |
784 | module cl_u1_rep_dcp_40x ( | |
785 | in, | |
786 | out | |
787 | ); | |
788 | input in; | |
789 | output out; | |
790 | ||
791 | `ifdef LIB | |
792 | //assign out = in; | |
793 | buf (out, in); | |
794 | `endif | |
795 | ||
796 | endmodule | |
797 | module cl_u1_rep_dcp_48x ( | |
798 | in, | |
799 | out | |
800 | ); | |
801 | input in; | |
802 | output out; | |
803 | ||
804 | `ifdef LIB | |
805 | //assign out = in; | |
806 | buf (out, in); | |
807 | `endif | |
808 | ||
809 | endmodule | |
810 | module cl_u1_rep_dcp50k_48x ( | |
811 | in, | |
812 | out | |
813 | ); | |
814 | input in; | |
815 | output out; | |
816 | ||
817 | `ifdef LIB | |
818 | //assign out = in; | |
819 | buf (out, in); | |
820 | `endif | |
821 | ||
822 | endmodule | |
823 | module cl_u1_rep_dcp50k_32x ( | |
824 | in, | |
825 | out | |
826 | ); | |
827 | input in; | |
828 | output out; | |
829 | ||
830 | `ifdef LIB | |
831 | //assign out = in; | |
832 | buf (out, in); | |
833 | `endif | |
834 | ||
835 | endmodule | |
836 | module cl_u1_rep_dcp50k_40x ( | |
837 | in, | |
838 | out | |
839 | ); | |
840 | input in; | |
841 | output out; | |
842 | ||
843 | `ifdef LIB | |
844 | //assign out = in; | |
845 | buf (out, in); | |
846 | `endif | |
847 | ||
848 | endmodule | |
849 | ||
850 | module cl_u1_buf_12x ( | |
851 | in, | |
852 | out | |
853 | ); | |
854 | input in; | |
855 | output out; | |
856 | ||
857 | `ifdef LIB | |
858 | //assign out = in; | |
859 | buf (out, in); | |
860 | `endif | |
861 | ||
862 | endmodule | |
863 | `ifdef FPGA | |
864 | `else | |
865 | ||
866 | module cl_u1_buf_16x ( | |
867 | in, | |
868 | out | |
869 | ); | |
870 | input in; | |
871 | output out; | |
872 | ||
873 | `ifdef LIB | |
874 | //assign out = in; | |
875 | buf (out, in); | |
876 | `endif | |
877 | ||
878 | endmodule | |
879 | ||
880 | `endif // `ifdef FPGA | |
881 | ||
882 | module cl_u1_buf_1x ( | |
883 | in, | |
884 | out | |
885 | ); | |
886 | input in; | |
887 | output out; | |
888 | ||
889 | `ifdef LIB | |
890 | //assign out = in; | |
891 | buf (out, in); | |
892 | `endif | |
893 | ||
894 | endmodule | |
895 | module cl_u1_buf_20x ( | |
896 | in, | |
897 | out | |
898 | ); | |
899 | input in; | |
900 | output out; | |
901 | ||
902 | `ifdef LIB | |
903 | //assign out = in; | |
904 | buf (out, in); | |
905 | `endif | |
906 | ||
907 | endmodule | |
908 | module cl_u1_buf_24x ( | |
909 | in, | |
910 | out | |
911 | ); | |
912 | input in; | |
913 | output out; | |
914 | ||
915 | `ifdef LIB | |
916 | //assign out = in; | |
917 | buf (out, in); | |
918 | `endif | |
919 | ||
920 | endmodule | |
921 | module cl_u1_buf_28x ( | |
922 | in, | |
923 | out | |
924 | ); | |
925 | input in; | |
926 | output out; | |
927 | ||
928 | `ifdef LIB | |
929 | //assign out = in; | |
930 | buf (out, in); | |
931 | `endif | |
932 | ||
933 | endmodule | |
934 | module cl_u1_buf_2x ( | |
935 | in, | |
936 | out | |
937 | ); | |
938 | input in; | |
939 | output out; | |
940 | ||
941 | `ifdef LIB | |
942 | //assign out = in; | |
943 | buf (out, in); | |
944 | `endif | |
945 | ||
946 | endmodule | |
947 | ||
948 | `ifdef FPGA | |
949 | `else | |
950 | ||
951 | module cl_u1_buf_32x ( | |
952 | in, | |
953 | out | |
954 | ); | |
955 | input in; | |
956 | output out; | |
957 | ||
958 | `ifdef LIB | |
959 | //assign out = in; | |
960 | buf (out, in); | |
961 | `endif | |
962 | ||
963 | endmodule | |
964 | ||
965 | `endif // `ifdef FPGA | |
966 | ||
967 | ||
968 | module cl_u1_buf_36x ( | |
969 | in, | |
970 | out | |
971 | ); | |
972 | input in; | |
973 | output out; | |
974 | ||
975 | `ifdef LIB | |
976 | //assign out = in; | |
977 | buf (out, in); | |
978 | `endif | |
979 | ||
980 | endmodule | |
981 | module cl_u1_buf_40x ( | |
982 | in, | |
983 | out | |
984 | ); | |
985 | input in; | |
986 | output out; | |
987 | ||
988 | `ifdef LIB | |
989 | //assign out = in; | |
990 | buf (out, in); | |
991 | `endif | |
992 | ||
993 | endmodule | |
994 | module cl_u1_buf_44x ( | |
995 | in, | |
996 | out | |
997 | ); | |
998 | input in; | |
999 | output out; | |
1000 | ||
1001 | `ifdef LIB | |
1002 | //assign out = in; | |
1003 | buf (out, in); | |
1004 | `endif | |
1005 | ||
1006 | endmodule | |
1007 | module cl_u1_buf_48x ( | |
1008 | in, | |
1009 | out | |
1010 | ); | |
1011 | input in; | |
1012 | output out; | |
1013 | ||
1014 | `ifdef LIB | |
1015 | //assign out = in; | |
1016 | buf (out, in); | |
1017 | `endif | |
1018 | ||
1019 | endmodule | |
1020 | module cl_u1_buf_4x ( | |
1021 | in, | |
1022 | out | |
1023 | ); | |
1024 | input in; | |
1025 | output out; | |
1026 | ||
1027 | `ifdef LIB | |
1028 | //assign out = in; | |
1029 | buf (out, in); | |
1030 | `endif | |
1031 | ||
1032 | endmodule | |
1033 | module cl_u1_buf_56x ( | |
1034 | in, | |
1035 | out | |
1036 | ); | |
1037 | input in; | |
1038 | output out; | |
1039 | ||
1040 | `ifdef LIB | |
1041 | //assign out = in; | |
1042 | buf (out, in); | |
1043 | `endif | |
1044 | ||
1045 | endmodule | |
1046 | module cl_u1_buf_64x ( | |
1047 | in, | |
1048 | out | |
1049 | ); | |
1050 | input in; | |
1051 | output out; | |
1052 | ||
1053 | `ifdef LIB | |
1054 | //assign out = in; | |
1055 | buf (out, in); | |
1056 | `endif | |
1057 | ||
1058 | endmodule | |
1059 | module cl_u1_buf_6x ( | |
1060 | in, | |
1061 | out | |
1062 | ); | |
1063 | input in; | |
1064 | output out; | |
1065 | ||
1066 | `ifdef LIB | |
1067 | //assign out = in; | |
1068 | buf (out, in); | |
1069 | `endif | |
1070 | ||
1071 | endmodule | |
1072 | ||
1073 | `ifdef FPGA | |
1074 | `else | |
1075 | ||
1076 | module cl_u1_buf_8x ( | |
1077 | in, | |
1078 | out | |
1079 | ); | |
1080 | input in; | |
1081 | output out; | |
1082 | ||
1083 | `ifdef LIB | |
1084 | //assign out = in; | |
1085 | buf (out, in); | |
1086 | `endif | |
1087 | ||
1088 | endmodule | |
1089 | `endif // `ifdef FPGA | |
1090 | ||
1091 | ||
1092 | module cl_u1_bufmin_15ps_32x ( | |
1093 | in, | |
1094 | out | |
1095 | ); | |
1096 | input in; | |
1097 | output out; | |
1098 | ||
1099 | `ifdef LIB | |
1100 | //assign out = in; | |
1101 | buf (out, in); | |
1102 | `endif | |
1103 | ||
1104 | endmodule | |
1105 | module cl_u1_bufmin_1x ( | |
1106 | in, | |
1107 | out | |
1108 | ); | |
1109 | input in; | |
1110 | output out; | |
1111 | ||
1112 | `ifdef LIB | |
1113 | //assign out = in; | |
1114 | buf (out, in); | |
1115 | `endif | |
1116 | ||
1117 | endmodule | |
1118 | module cl_u1_bufmin_4x ( | |
1119 | in, | |
1120 | out | |
1121 | ); | |
1122 | input in; | |
1123 | output out; | |
1124 | ||
1125 | `ifdef LIB | |
1126 | //assign out = in; | |
1127 | buf (out, in); | |
1128 | `endif | |
1129 | ||
1130 | endmodule | |
1131 | module cl_u1_bufmin_8x ( | |
1132 | in, | |
1133 | out | |
1134 | ); | |
1135 | input in; | |
1136 | output out; | |
1137 | ||
1138 | `ifdef LIB | |
1139 | //assign out = in; | |
1140 | buf (out, in); | |
1141 | `endif | |
1142 | ||
1143 | endmodule | |
1144 | module cl_u1_bufmin_16x ( | |
1145 | in, | |
1146 | out | |
1147 | ); | |
1148 | input in; | |
1149 | output out; | |
1150 | ||
1151 | `ifdef LIB | |
1152 | //assign out = in; | |
1153 | buf (out, in); | |
1154 | `endif | |
1155 | ||
1156 | endmodule | |
1157 | module cl_u1_bufmin_32x ( | |
1158 | in, | |
1159 | out | |
1160 | ); | |
1161 | input in; | |
1162 | output out; | |
1163 | ||
1164 | `ifdef LIB | |
1165 | //assign out = in; | |
1166 | buf (out, in); | |
1167 | `endif | |
1168 | ||
1169 | endmodule | |
1170 | module cl_u1_csa32_16x ( | |
1171 | in0, | |
1172 | in1, | |
1173 | in2, | |
1174 | carry, | |
1175 | sum | |
1176 | ); | |
1177 | input in0; | |
1178 | input in1; | |
1179 | input in2; | |
1180 | output carry; | |
1181 | output sum; | |
1182 | ||
1183 | `ifdef LIB | |
1184 | assign carry = (in0 & in1) | (in0 & in2) | (in1 & in2); | |
1185 | assign sum = (in0 ^ in1 ^ in2); | |
1186 | `endif | |
1187 | ||
1188 | endmodule | |
1189 | module cl_u1_csa32_4x ( | |
1190 | in0, | |
1191 | in1, | |
1192 | in2, | |
1193 | carry, | |
1194 | sum | |
1195 | ); | |
1196 | input in0; | |
1197 | input in1; | |
1198 | input in2; | |
1199 | output carry; | |
1200 | output sum; | |
1201 | ||
1202 | `ifdef LIB | |
1203 | assign carry = (in0 & in1) | (in0 & in2) | (in1 & in2); | |
1204 | assign sum = (in0 ^ in1 ^ in2); | |
1205 | `endif | |
1206 | ||
1207 | endmodule | |
1208 | module cl_u1_csa32_8x ( | |
1209 | in0, | |
1210 | in1, | |
1211 | in2, | |
1212 | carry, | |
1213 | sum | |
1214 | ); | |
1215 | input in0; | |
1216 | input in1; | |
1217 | input in2; | |
1218 | output carry; | |
1219 | output sum; | |
1220 | ||
1221 | `ifdef LIB | |
1222 | assign carry = (in0 & in1) | (in0 & in2) | (in1 & in2); | |
1223 | assign sum = (in0 ^ in1 ^ in2); | |
1224 | `endif | |
1225 | ||
1226 | endmodule | |
1227 | module cl_u1_csa42_16x ( | |
1228 | in0, | |
1229 | in1, | |
1230 | in2, | |
1231 | in3, | |
1232 | cin, | |
1233 | cout, | |
1234 | carry, | |
1235 | sum | |
1236 | ); | |
1237 | input in0; | |
1238 | input in1; | |
1239 | input in2; | |
1240 | input in3; | |
1241 | input cin; | |
1242 | output cout; | |
1243 | output carry; | |
1244 | output sum; | |
1245 | ||
1246 | `ifdef LIB | |
1247 | assign cout = (in1 & in2) | (in0 & in2) | (in0 & in1); | |
1248 | ||
1249 | assign sum = (~in0 & ~in1 & ~in2 & ~in3 & cin) | | |
1250 | (~in0 & ~in1 & ~in2 & in3 & ~cin) | | |
1251 | (~in0 & ~in1 & in2 & ~in3 & ~cin) | | |
1252 | (~in0 & ~in1 & in2 & in3 & cin) | | |
1253 | ||
1254 | (~in0 & in1 & ~in2 & ~in3 & ~cin) | | |
1255 | (~in0 & in1 & ~in2 & in3 & cin) | | |
1256 | (~in0 & in1 & in2 & ~in3 & cin) | | |
1257 | (~in0 & in1 & in2 & in3 & ~cin) | | |
1258 | ||
1259 | ( in0 & ~in1 & ~in2 & ~in3 & ~cin) | | |
1260 | ( in0 & ~in1 & ~in2 & in3 & cin) | | |
1261 | ( in0 & ~in1 & in2 & ~in3 & cin) | | |
1262 | ( in0 & ~in1 & in2 & in3 & ~cin) | | |
1263 | ||
1264 | ( in0 & in1 & ~in2 & ~in3 & cin) | | |
1265 | ( in0 & in1 & ~in2 & in3 & ~cin) | | |
1266 | ( in0 & in1 & in2 & ~in3 & ~cin) | | |
1267 | ( in0 & in1 & in2 & in3 & cin); | |
1268 | ||
1269 | assign carry = (~in0 & ~in1 & ~in2 & ~in3 & 1'b0) | | |
1270 | (~in0 & ~in1 & ~in2 & in3 & cin) | | |
1271 | (~in0 & ~in1 & in2 & ~in3 & cin) | | |
1272 | (~in0 & ~in1 & in2 & in3 & 1'b1) | | |
1273 | ||
1274 | (~in0 & in1 & ~in2 & ~in3 & cin) | | |
1275 | (~in0 & in1 & ~in2 & in3 & 1'b1) | | |
1276 | (~in0 & in1 & in2 & ~in3 & 1'b0) | | |
1277 | (~in0 & in1 & in2 & in3 & cin) | | |
1278 | ||
1279 | ( in0 & ~in1 & ~in2 & ~in3 & cin) | | |
1280 | ( in0 & ~in1 & ~in2 & in3 & 1'b1) | | |
1281 | ( in0 & ~in1 & in2 & ~in3 & 1'b0) | | |
1282 | ( in0 & ~in1 & in2 & in3 & cin) | | |
1283 | ||
1284 | ( in0 & in1 & ~in2 & ~in3 & 1'b0) | | |
1285 | ( in0 & in1 & ~in2 & in3 & cin) | | |
1286 | ( in0 & in1 & in2 & ~in3 & cin) | | |
1287 | ( in0 & in1 & in2 & in3 & 1'b1); | |
1288 | ||
1289 | ||
1290 | ||
1291 | `endif | |
1292 | ||
1293 | endmodule | |
1294 | module cl_u1_csa42_4x ( | |
1295 | in0, | |
1296 | in1, | |
1297 | in2, | |
1298 | in3, | |
1299 | cin, | |
1300 | cout, | |
1301 | carry, | |
1302 | sum | |
1303 | ); | |
1304 | input in0; | |
1305 | input in1; | |
1306 | input in2; | |
1307 | input in3; | |
1308 | input cin; | |
1309 | output cout; | |
1310 | output carry; | |
1311 | output sum; | |
1312 | ||
1313 | `ifdef LIB | |
1314 | assign cout = (in1 & in2) | (in0 & in2) | (in0 & in1); | |
1315 | ||
1316 | assign sum = (~in0 & ~in1 & ~in2 & ~in3 & cin) | | |
1317 | (~in0 & ~in1 & ~in2 & in3 & ~cin) | | |
1318 | (~in0 & ~in1 & in2 & ~in3 & ~cin) | | |
1319 | (~in0 & ~in1 & in2 & in3 & cin) | | |
1320 | ||
1321 | (~in0 & in1 & ~in2 & ~in3 & ~cin) | | |
1322 | (~in0 & in1 & ~in2 & in3 & cin) | | |
1323 | (~in0 & in1 & in2 & ~in3 & cin) | | |
1324 | (~in0 & in1 & in2 & in3 & ~cin) | | |
1325 | ||
1326 | ( in0 & ~in1 & ~in2 & ~in3 & ~cin) | | |
1327 | ( in0 & ~in1 & ~in2 & in3 & cin) | | |
1328 | ( in0 & ~in1 & in2 & ~in3 & cin) | | |
1329 | ( in0 & ~in1 & in2 & in3 & ~cin) | | |
1330 | ||
1331 | ( in0 & in1 & ~in2 & ~in3 & cin) | | |
1332 | ( in0 & in1 & ~in2 & in3 & ~cin) | | |
1333 | ( in0 & in1 & in2 & ~in3 & ~cin) | | |
1334 | ( in0 & in1 & in2 & in3 & cin); | |
1335 | ||
1336 | assign carry = (~in0 & ~in1 & ~in2 & ~in3 & 1'b0) | | |
1337 | (~in0 & ~in1 & ~in2 & in3 & cin) | | |
1338 | (~in0 & ~in1 & in2 & ~in3 & cin) | | |
1339 | (~in0 & ~in1 & in2 & in3 & 1'b1) | | |
1340 | ||
1341 | (~in0 & in1 & ~in2 & ~in3 & cin) | | |
1342 | (~in0 & in1 & ~in2 & in3 & 1'b1) | | |
1343 | (~in0 & in1 & in2 & ~in3 & 1'b0) | | |
1344 | (~in0 & in1 & in2 & in3 & cin) | | |
1345 | ||
1346 | ( in0 & ~in1 & ~in2 & ~in3 & cin) | | |
1347 | ( in0 & ~in1 & ~in2 & in3 & 1'b1) | | |
1348 | ( in0 & ~in1 & in2 & ~in3 & 1'b0) | | |
1349 | ( in0 & ~in1 & in2 & in3 & cin) | | |
1350 | ||
1351 | ( in0 & in1 & ~in2 & ~in3 & 1'b0) | | |
1352 | ( in0 & in1 & ~in2 & in3 & cin) | | |
1353 | ( in0 & in1 & in2 & ~in3 & cin) | | |
1354 | ( in0 & in1 & in2 & in3 & 1'b1); | |
1355 | ||
1356 | ||
1357 | ||
1358 | `endif | |
1359 | ||
1360 | endmodule | |
1361 | module cl_u1_csa42_8x ( | |
1362 | in0, | |
1363 | in1, | |
1364 | in2, | |
1365 | in3, | |
1366 | cin, | |
1367 | cout, | |
1368 | carry, | |
1369 | sum | |
1370 | ); | |
1371 | input in0; | |
1372 | input in1; | |
1373 | input in2; | |
1374 | input in3; | |
1375 | input cin; | |
1376 | output cout; | |
1377 | output carry; | |
1378 | output sum; | |
1379 | ||
1380 | `ifdef LIB | |
1381 | assign cout = (in1 & in2) | (in0 & in2) | (in0 & in1); | |
1382 | ||
1383 | assign sum = (~in0 & ~in1 & ~in2 & ~in3 & cin) | | |
1384 | (~in0 & ~in1 & ~in2 & in3 & ~cin) | | |
1385 | (~in0 & ~in1 & in2 & ~in3 & ~cin) | | |
1386 | (~in0 & ~in1 & in2 & in3 & cin) | | |
1387 | ||
1388 | (~in0 & in1 & ~in2 & ~in3 & ~cin) | | |
1389 | (~in0 & in1 & ~in2 & in3 & cin) | | |
1390 | (~in0 & in1 & in2 & ~in3 & cin) | | |
1391 | (~in0 & in1 & in2 & in3 & ~cin) | | |
1392 | ||
1393 | ( in0 & ~in1 & ~in2 & ~in3 & ~cin) | | |
1394 | ( in0 & ~in1 & ~in2 & in3 & cin) | | |
1395 | ( in0 & ~in1 & in2 & ~in3 & cin) | | |
1396 | ( in0 & ~in1 & in2 & in3 & ~cin) | | |
1397 | ||
1398 | ( in0 & in1 & ~in2 & ~in3 & cin) | | |
1399 | ( in0 & in1 & ~in2 & in3 & ~cin) | | |
1400 | ( in0 & in1 & in2 & ~in3 & ~cin) | | |
1401 | ( in0 & in1 & in2 & in3 & cin); | |
1402 | ||
1403 | assign carry = (~in0 & ~in1 & ~in2 & ~in3 & 1'b0) | | |
1404 | (~in0 & ~in1 & ~in2 & in3 & cin) | | |
1405 | (~in0 & ~in1 & in2 & ~in3 & cin) | | |
1406 | (~in0 & ~in1 & in2 & in3 & 1'b1) | | |
1407 | ||
1408 | (~in0 & in1 & ~in2 & ~in3 & cin) | | |
1409 | (~in0 & in1 & ~in2 & in3 & 1'b1) | | |
1410 | (~in0 & in1 & in2 & ~in3 & 1'b0) | | |
1411 | (~in0 & in1 & in2 & in3 & cin) | | |
1412 | ||
1413 | ( in0 & ~in1 & ~in2 & ~in3 & cin) | | |
1414 | ( in0 & ~in1 & ~in2 & in3 & 1'b1) | | |
1415 | ( in0 & ~in1 & in2 & ~in3 & 1'b0) | | |
1416 | ( in0 & ~in1 & in2 & in3 & cin) | | |
1417 | ||
1418 | ( in0 & in1 & ~in2 & ~in3 & 1'b0) | | |
1419 | ( in0 & in1 & ~in2 & in3 & cin) | | |
1420 | ( in0 & in1 & in2 & ~in3 & cin) | | |
1421 | ( in0 & in1 & in2 & in3 & 1'b1); | |
1422 | ||
1423 | ||
1424 | ||
1425 | `endif | |
1426 | ||
1427 | endmodule | |
1428 | module cl_u1_inv_12x ( | |
1429 | in, | |
1430 | out | |
1431 | ); | |
1432 | input in; | |
1433 | output out; | |
1434 | ||
1435 | `ifdef LIB | |
1436 | //assign out = ~in; | |
1437 | not (out, in); | |
1438 | `endif | |
1439 | ||
1440 | endmodule | |
1441 | ||
1442 | `ifdef FPGA | |
1443 | `else | |
1444 | ||
1445 | module cl_u1_inv_16x ( | |
1446 | in, | |
1447 | out | |
1448 | ); | |
1449 | input in; | |
1450 | output out; | |
1451 | ||
1452 | `ifdef LIB | |
1453 | //assign out = ~in; | |
1454 | not (out, in); | |
1455 | `endif | |
1456 | ||
1457 | endmodule | |
1458 | `endif // `ifdef FPGA | |
1459 | ||
1460 | module cl_u1_inv_1x ( | |
1461 | in, | |
1462 | out | |
1463 | ); | |
1464 | input in; | |
1465 | output out; | |
1466 | ||
1467 | `ifdef LIB | |
1468 | //assign out = ~in; | |
1469 | not (out, in); | |
1470 | `endif | |
1471 | ||
1472 | endmodule | |
1473 | module cl_u1_inv_20x ( | |
1474 | in, | |
1475 | out | |
1476 | ); | |
1477 | input in; | |
1478 | output out; | |
1479 | ||
1480 | `ifdef LIB | |
1481 | //assign out = ~in; | |
1482 | not (out, in); | |
1483 | `endif | |
1484 | ||
1485 | endmodule | |
1486 | module cl_u1_inv_24x ( | |
1487 | in, | |
1488 | out | |
1489 | ); | |
1490 | input in; | |
1491 | output out; | |
1492 | ||
1493 | `ifdef LIB | |
1494 | //assign out = ~in; | |
1495 | not (out, in); | |
1496 | `endif | |
1497 | ||
1498 | endmodule | |
1499 | module cl_u1_inv_28x ( | |
1500 | in, | |
1501 | out | |
1502 | ); | |
1503 | input in; | |
1504 | output out; | |
1505 | ||
1506 | `ifdef LIB | |
1507 | //assign out = ~in; | |
1508 | not (out, in); | |
1509 | `endif | |
1510 | ||
1511 | endmodule | |
1512 | module cl_u1_inv_2x ( | |
1513 | in, | |
1514 | out | |
1515 | ); | |
1516 | input in; | |
1517 | output out; | |
1518 | ||
1519 | `ifdef LIB | |
1520 | //assign out = ~in; | |
1521 | not (out, in); | |
1522 | `endif | |
1523 | ||
1524 | endmodule | |
1525 | ||
1526 | `ifdef FPGA | |
1527 | `else | |
1528 | ||
1529 | module cl_u1_inv_32x ( | |
1530 | in, | |
1531 | out | |
1532 | ); | |
1533 | input in; | |
1534 | output out; | |
1535 | ||
1536 | `ifdef LIB | |
1537 | //assign out = ~in; | |
1538 | not (out, in); | |
1539 | `endif | |
1540 | ||
1541 | endmodule | |
1542 | ||
1543 | `endif // `ifdef FPGA | |
1544 | ||
1545 | ||
1546 | module cl_u1_inv_36x ( | |
1547 | in, | |
1548 | out | |
1549 | ); | |
1550 | input in; | |
1551 | output out; | |
1552 | ||
1553 | `ifdef LIB | |
1554 | //assign out = ~in; | |
1555 | not (out, in); | |
1556 | `endif | |
1557 | ||
1558 | endmodule | |
1559 | module cl_u1_inv_40x ( | |
1560 | in, | |
1561 | out | |
1562 | ); | |
1563 | input in; | |
1564 | output out; | |
1565 | ||
1566 | `ifdef LIB | |
1567 | //assign out = ~in; | |
1568 | not (out, in); | |
1569 | `endif | |
1570 | ||
1571 | endmodule | |
1572 | module cl_u1_inv_44x ( | |
1573 | in, | |
1574 | out | |
1575 | ); | |
1576 | input in; | |
1577 | output out; | |
1578 | ||
1579 | `ifdef LIB | |
1580 | //assign out = ~in; | |
1581 | not (out, in); | |
1582 | `endif | |
1583 | ||
1584 | endmodule | |
1585 | module cl_u1_inv_48x ( | |
1586 | in, | |
1587 | out | |
1588 | ); | |
1589 | input in; | |
1590 | output out; | |
1591 | ||
1592 | `ifdef LIB | |
1593 | //assign out = ~in; | |
1594 | not (out, in); | |
1595 | `endif | |
1596 | ||
1597 | endmodule | |
1598 | module cl_u1_inv_4x ( | |
1599 | in, | |
1600 | out | |
1601 | ); | |
1602 | input in; | |
1603 | output out; | |
1604 | ||
1605 | `ifdef LIB | |
1606 | //assign out = ~in; | |
1607 | not (out, in); | |
1608 | `endif | |
1609 | ||
1610 | endmodule | |
1611 | module cl_u1_inv_56x ( | |
1612 | in, | |
1613 | out | |
1614 | ); | |
1615 | input in; | |
1616 | output out; | |
1617 | ||
1618 | `ifdef LIB | |
1619 | //assign out = ~in; | |
1620 | not (out, in); | |
1621 | `endif | |
1622 | ||
1623 | endmodule | |
1624 | module cl_u1_inv_64x ( | |
1625 | in, | |
1626 | out | |
1627 | ); | |
1628 | input in; | |
1629 | output out; | |
1630 | ||
1631 | `ifdef LIB | |
1632 | //assign out = ~in; | |
1633 | not (out, in); | |
1634 | `endif | |
1635 | ||
1636 | endmodule | |
1637 | module cl_u1_inv_6x ( | |
1638 | in, | |
1639 | out | |
1640 | ); | |
1641 | input in; | |
1642 | output out; | |
1643 | ||
1644 | `ifdef LIB | |
1645 | //assign out = ~in; | |
1646 | not (out, in); | |
1647 | `endif | |
1648 | ||
1649 | endmodule | |
1650 | ||
1651 | `ifdef FPGA | |
1652 | `else | |
1653 | ||
1654 | module cl_u1_inv_8x ( | |
1655 | in, | |
1656 | out | |
1657 | ); | |
1658 | input in; | |
1659 | output out; | |
1660 | ||
1661 | `ifdef LIB | |
1662 | //assign out = ~in; | |
1663 | not (out, in); | |
1664 | `endif | |
1665 | ||
1666 | endmodule | |
1667 | ||
1668 | `endif // `ifdef FPGA | |
1669 | ||
1670 | ||
1671 | module cl_u1_nand2_12x ( | |
1672 | in0, | |
1673 | in1, | |
1674 | out | |
1675 | ); | |
1676 | input in0; | |
1677 | input in1; | |
1678 | output out; | |
1679 | ||
1680 | `ifdef LIB | |
1681 | assign out = ~(in0 & in1); | |
1682 | `endif | |
1683 | ||
1684 | endmodule | |
1685 | ||
1686 | `ifdef FPGA | |
1687 | `else | |
1688 | ||
1689 | module cl_u1_nand2_16x ( | |
1690 | in0, | |
1691 | in1, | |
1692 | out | |
1693 | ); | |
1694 | input in0; | |
1695 | input in1; | |
1696 | output out; | |
1697 | ||
1698 | `ifdef LIB | |
1699 | assign out = ~(in0 & in1); | |
1700 | `endif | |
1701 | ||
1702 | endmodule | |
1703 | ||
1704 | `endif // `ifdef FPGA | |
1705 | ||
1706 | ||
1707 | module cl_u1_nand2_1x ( | |
1708 | in0, | |
1709 | in1, | |
1710 | out | |
1711 | ); | |
1712 | input in0; | |
1713 | input in1; | |
1714 | output out; | |
1715 | ||
1716 | `ifdef LIB | |
1717 | assign out = ~(in0 & in1); | |
1718 | `endif | |
1719 | ||
1720 | endmodule | |
1721 | module cl_u1_nand2_20x ( | |
1722 | in0, | |
1723 | in1, | |
1724 | out | |
1725 | ); | |
1726 | input in0; | |
1727 | input in1; | |
1728 | output out; | |
1729 | ||
1730 | `ifdef LIB | |
1731 | assign out = ~(in0 & in1); | |
1732 | `endif | |
1733 | ||
1734 | endmodule | |
1735 | module cl_u1_nand2_24x ( | |
1736 | in0, | |
1737 | in1, | |
1738 | out | |
1739 | ); | |
1740 | input in0; | |
1741 | input in1; | |
1742 | output out; | |
1743 | ||
1744 | `ifdef LIB | |
1745 | assign out = ~(in0 & in1); | |
1746 | `endif | |
1747 | ||
1748 | endmodule | |
1749 | module cl_u1_nand2_28x ( | |
1750 | in0, | |
1751 | in1, | |
1752 | out | |
1753 | ); | |
1754 | input in0; | |
1755 | input in1; | |
1756 | output out; | |
1757 | ||
1758 | `ifdef LIB | |
1759 | assign out = ~(in0 & in1); | |
1760 | `endif | |
1761 | ||
1762 | endmodule | |
1763 | module cl_u1_nand2_2x ( | |
1764 | in0, | |
1765 | in1, | |
1766 | out | |
1767 | ); | |
1768 | input in0; | |
1769 | input in1; | |
1770 | output out; | |
1771 | ||
1772 | `ifdef LIB | |
1773 | assign out = ~(in0 & in1); | |
1774 | `endif | |
1775 | ||
1776 | endmodule | |
1777 | module cl_u1_nand2_32x ( | |
1778 | in0, | |
1779 | in1, | |
1780 | out | |
1781 | ); | |
1782 | input in0; | |
1783 | input in1; | |
1784 | output out; | |
1785 | ||
1786 | `ifdef LIB | |
1787 | assign out = ~(in0 & in1); | |
1788 | `endif | |
1789 | ||
1790 | endmodule | |
1791 | module cl_u1_nand2_4x ( | |
1792 | in0, | |
1793 | in1, | |
1794 | out | |
1795 | ); | |
1796 | input in0; | |
1797 | input in1; | |
1798 | output out; | |
1799 | ||
1800 | `ifdef LIB | |
1801 | assign out = ~(in0 & in1); | |
1802 | `endif | |
1803 | ||
1804 | endmodule | |
1805 | module cl_u1_nand2_6x ( | |
1806 | in0, | |
1807 | in1, | |
1808 | out | |
1809 | ); | |
1810 | input in0; | |
1811 | input in1; | |
1812 | output out; | |
1813 | ||
1814 | `ifdef LIB | |
1815 | assign out = ~(in0 & in1); | |
1816 | `endif | |
1817 | ||
1818 | endmodule | |
1819 | ||
1820 | `ifdef FPGA | |
1821 | `else | |
1822 | ||
1823 | module cl_u1_nand2_8x ( | |
1824 | in0, | |
1825 | in1, | |
1826 | out | |
1827 | ); | |
1828 | input in0; | |
1829 | input in1; | |
1830 | output out; | |
1831 | ||
1832 | `ifdef LIB | |
1833 | assign out = ~(in0 & in1); | |
1834 | `endif | |
1835 | ||
1836 | endmodule | |
1837 | ||
1838 | `endif // `ifdef FPGA | |
1839 | ||
1840 | ||
1841 | module cl_u1_nand3_12x ( | |
1842 | in0, | |
1843 | in1, | |
1844 | in2, | |
1845 | out | |
1846 | ); | |
1847 | input in0; | |
1848 | input in1; | |
1849 | input in2; | |
1850 | output out; | |
1851 | ||
1852 | `ifdef LIB | |
1853 | assign out = ~(in0 & in1 & in2); | |
1854 | `endif | |
1855 | ||
1856 | endmodule | |
1857 | module cl_u1_nand3_16x ( | |
1858 | in0, | |
1859 | in1, | |
1860 | in2, | |
1861 | out | |
1862 | ); | |
1863 | input in0; | |
1864 | input in1; | |
1865 | input in2; | |
1866 | output out; | |
1867 | ||
1868 | `ifdef LIB | |
1869 | assign out = ~(in0 & in1 & in2); | |
1870 | `endif | |
1871 | ||
1872 | endmodule | |
1873 | module cl_u1_nand3_1x ( | |
1874 | in0, | |
1875 | in1, | |
1876 | in2, | |
1877 | out | |
1878 | ); | |
1879 | input in0; | |
1880 | input in1; | |
1881 | input in2; | |
1882 | output out; | |
1883 | ||
1884 | `ifdef LIB | |
1885 | assign out = ~(in0 & in1 & in2); | |
1886 | `endif | |
1887 | ||
1888 | endmodule | |
1889 | module cl_u1_nand3_20x ( | |
1890 | in0, | |
1891 | in1, | |
1892 | in2, | |
1893 | out | |
1894 | ); | |
1895 | input in0; | |
1896 | input in1; | |
1897 | input in2; | |
1898 | output out; | |
1899 | ||
1900 | `ifdef LIB | |
1901 | assign out = ~(in0 & in1 & in2); | |
1902 | `endif | |
1903 | ||
1904 | endmodule | |
1905 | module cl_u1_nand3_24x ( | |
1906 | in0, | |
1907 | in1, | |
1908 | in2, | |
1909 | out | |
1910 | ); | |
1911 | input in0; | |
1912 | input in1; | |
1913 | input in2; | |
1914 | output out; | |
1915 | ||
1916 | `ifdef LIB | |
1917 | assign out = ~(in0 & in1 & in2); | |
1918 | `endif | |
1919 | ||
1920 | endmodule | |
1921 | ||
1922 | module cl_u1_nand3_2x ( | |
1923 | in0, | |
1924 | in1, | |
1925 | in2, | |
1926 | out | |
1927 | ); | |
1928 | input in0; | |
1929 | input in1; | |
1930 | input in2; | |
1931 | output out; | |
1932 | ||
1933 | `ifdef LIB | |
1934 | assign out = ~(in0 & in1 & in2); | |
1935 | `endif | |
1936 | ||
1937 | endmodule | |
1938 | ||
1939 | module cl_u1_nand3_4x ( | |
1940 | in0, | |
1941 | in1, | |
1942 | in2, | |
1943 | out | |
1944 | ); | |
1945 | input in0; | |
1946 | input in1; | |
1947 | input in2; | |
1948 | output out; | |
1949 | ||
1950 | `ifdef LIB | |
1951 | assign out = ~(in0 & in1 & in2); | |
1952 | `endif | |
1953 | ||
1954 | endmodule | |
1955 | module cl_u1_nand3_6x ( | |
1956 | in0, | |
1957 | in1, | |
1958 | in2, | |
1959 | out | |
1960 | ); | |
1961 | input in0; | |
1962 | input in1; | |
1963 | input in2; | |
1964 | output out; | |
1965 | ||
1966 | `ifdef LIB | |
1967 | assign out = ~(in0 & in1 & in2); | |
1968 | `endif | |
1969 | ||
1970 | endmodule | |
1971 | ||
1972 | `ifdef FPGA | |
1973 | `else | |
1974 | ||
1975 | module cl_u1_nand3_8x ( | |
1976 | in0, | |
1977 | in1, | |
1978 | in2, | |
1979 | out | |
1980 | ); | |
1981 | input in0; | |
1982 | input in1; | |
1983 | input in2; | |
1984 | output out; | |
1985 | ||
1986 | `ifdef LIB | |
1987 | assign out = ~(in0 & in1 & in2); | |
1988 | `endif | |
1989 | ||
1990 | endmodule | |
1991 | ||
1992 | `endif // `ifdef FPGA | |
1993 | ||
1994 | ||
1995 | ||
1996 | module cl_u1_nand4_12x ( | |
1997 | in0, | |
1998 | in1, | |
1999 | in2, | |
2000 | in3, | |
2001 | out | |
2002 | ); | |
2003 | input in0; | |
2004 | input in1; | |
2005 | input in2; | |
2006 | input in3; | |
2007 | output out; | |
2008 | ||
2009 | `ifdef LIB | |
2010 | assign out = ~(in0 & in1 & in2 & in3); | |
2011 | `endif | |
2012 | ||
2013 | endmodule | |
2014 | module cl_u1_nand4_16x ( | |
2015 | in0, | |
2016 | in1, | |
2017 | in2, | |
2018 | in3, | |
2019 | out | |
2020 | ); | |
2021 | input in0; | |
2022 | input in1; | |
2023 | input in2; | |
2024 | input in3; | |
2025 | output out; | |
2026 | ||
2027 | `ifdef LIB | |
2028 | assign out = ~(in0 & in1 & in2 & in3); | |
2029 | `endif | |
2030 | ||
2031 | endmodule | |
2032 | module cl_u1_nand4_1x ( | |
2033 | in0, | |
2034 | in1, | |
2035 | in2, | |
2036 | in3, | |
2037 | out | |
2038 | ); | |
2039 | input in0; | |
2040 | input in1; | |
2041 | input in2; | |
2042 | input in3; | |
2043 | output out; | |
2044 | ||
2045 | `ifdef LIB | |
2046 | assign out = ~(in0 & in1 & in2 & in3); | |
2047 | `endif | |
2048 | ||
2049 | endmodule | |
2050 | ||
2051 | ||
2052 | module cl_u1_nand4_2x ( | |
2053 | in0, | |
2054 | in1, | |
2055 | in2, | |
2056 | in3, | |
2057 | out | |
2058 | ); | |
2059 | input in0; | |
2060 | input in1; | |
2061 | input in2; | |
2062 | input in3; | |
2063 | output out; | |
2064 | ||
2065 | `ifdef LIB | |
2066 | assign out = ~(in0 & in1 & in2 & in3); | |
2067 | `endif | |
2068 | ||
2069 | endmodule | |
2070 | ||
2071 | module cl_u1_nand4_4x ( | |
2072 | in0, | |
2073 | in1, | |
2074 | in2, | |
2075 | in3, | |
2076 | out | |
2077 | ); | |
2078 | input in0; | |
2079 | input in1; | |
2080 | input in2; | |
2081 | input in3; | |
2082 | output out; | |
2083 | ||
2084 | `ifdef LIB | |
2085 | assign out = ~(in0 & in1 & in2 & in3); | |
2086 | `endif | |
2087 | ||
2088 | endmodule | |
2089 | module cl_u1_nand4_6x ( | |
2090 | in0, | |
2091 | in1, | |
2092 | in2, | |
2093 | in3, | |
2094 | out | |
2095 | ); | |
2096 | input in0; | |
2097 | input in1; | |
2098 | input in2; | |
2099 | input in3; | |
2100 | output out; | |
2101 | ||
2102 | `ifdef LIB | |
2103 | assign out = ~(in0 & in1 & in2 & in3); | |
2104 | `endif | |
2105 | ||
2106 | endmodule | |
2107 | module cl_u1_nand4_8x ( | |
2108 | in0, | |
2109 | in1, | |
2110 | in2, | |
2111 | in3, | |
2112 | out | |
2113 | ); | |
2114 | input in0; | |
2115 | input in1; | |
2116 | input in2; | |
2117 | input in3; | |
2118 | output out; | |
2119 | ||
2120 | `ifdef LIB | |
2121 | assign out = ~(in0 & in1 & in2 & in3); | |
2122 | `endif | |
2123 | ||
2124 | endmodule | |
2125 | module cl_u1_nor2_12x ( | |
2126 | in0, | |
2127 | in1, | |
2128 | out | |
2129 | ); | |
2130 | input in0; | |
2131 | input in1; | |
2132 | output out; | |
2133 | ||
2134 | `ifdef LIB | |
2135 | assign out = ~(in0 | in1); | |
2136 | `endif | |
2137 | ||
2138 | endmodule | |
2139 | ||
2140 | `ifdef FPGA | |
2141 | `else | |
2142 | ||
2143 | module cl_u1_nor2_16x ( | |
2144 | in0, | |
2145 | in1, | |
2146 | out | |
2147 | ); | |
2148 | input in0; | |
2149 | input in1; | |
2150 | output out; | |
2151 | ||
2152 | `ifdef LIB | |
2153 | assign out = ~(in0 | in1); | |
2154 | `endif | |
2155 | ||
2156 | endmodule | |
2157 | ||
2158 | `endif // `ifdef FPGA | |
2159 | ||
2160 | ||
2161 | module cl_u1_nor2_1x ( | |
2162 | in0, | |
2163 | in1, | |
2164 | out | |
2165 | ); | |
2166 | input in0; | |
2167 | input in1; | |
2168 | output out; | |
2169 | ||
2170 | `ifdef LIB | |
2171 | assign out = ~(in0 | in1); | |
2172 | `endif | |
2173 | ||
2174 | endmodule | |
2175 | module cl_u1_nor2_2x ( | |
2176 | in0, | |
2177 | in1, | |
2178 | out | |
2179 | ); | |
2180 | input in0; | |
2181 | input in1; | |
2182 | output out; | |
2183 | ||
2184 | `ifdef LIB | |
2185 | assign out = ~(in0 | in1); | |
2186 | `endif | |
2187 | ||
2188 | endmodule | |
2189 | module cl_u1_nor2_4x ( | |
2190 | in0, | |
2191 | in1, | |
2192 | out | |
2193 | ); | |
2194 | input in0; | |
2195 | input in1; | |
2196 | output out; | |
2197 | ||
2198 | `ifdef LIB | |
2199 | assign out = ~(in0 | in1); | |
2200 | `endif | |
2201 | ||
2202 | endmodule | |
2203 | module cl_u1_nor2_6x ( | |
2204 | in0, | |
2205 | in1, | |
2206 | out | |
2207 | ); | |
2208 | input in0; | |
2209 | input in1; | |
2210 | output out; | |
2211 | ||
2212 | `ifdef LIB | |
2213 | assign out = ~(in0 | in1); | |
2214 | `endif | |
2215 | ||
2216 | endmodule | |
2217 | module cl_u1_nor2_8x ( | |
2218 | in0, | |
2219 | in1, | |
2220 | out | |
2221 | ); | |
2222 | input in0; | |
2223 | input in1; | |
2224 | output out; | |
2225 | ||
2226 | `ifdef LIB | |
2227 | assign out = ~(in0 | in1); | |
2228 | `endif | |
2229 | ||
2230 | endmodule | |
2231 | module cl_u1_nor3_1x ( | |
2232 | in0, | |
2233 | in1, | |
2234 | in2, | |
2235 | out | |
2236 | ); | |
2237 | input in0; | |
2238 | input in1; | |
2239 | input in2; | |
2240 | output out; | |
2241 | ||
2242 | `ifdef LIB | |
2243 | assign out = ~(in0 | in1 | in2); | |
2244 | `endif | |
2245 | ||
2246 | endmodule | |
2247 | module cl_u1_nor3_2x ( | |
2248 | in0, | |
2249 | in1, | |
2250 | in2, | |
2251 | out | |
2252 | ); | |
2253 | input in0; | |
2254 | input in1; | |
2255 | input in2; | |
2256 | output out; | |
2257 | ||
2258 | `ifdef LIB | |
2259 | assign out = ~(in0 | in1 | in2); | |
2260 | `endif | |
2261 | ||
2262 | endmodule | |
2263 | ||
2264 | `ifdef FPGA | |
2265 | `else | |
2266 | ||
2267 | module cl_u1_nor3_4x ( | |
2268 | in0, | |
2269 | in1, | |
2270 | in2, | |
2271 | out | |
2272 | ); | |
2273 | input in0; | |
2274 | input in1; | |
2275 | input in2; | |
2276 | output out; | |
2277 | ||
2278 | `ifdef LIB | |
2279 | assign out = ~(in0 | in1 | in2); | |
2280 | `endif | |
2281 | ||
2282 | endmodule | |
2283 | ||
2284 | `endif // `ifdef FPGA | |
2285 | ||
2286 | ||
2287 | // -------------------------------------------------- | |
2288 | // File: cl_u1_oai12_12x.behV | |
2289 | // Auto generated verilog module by HnBCellAuto | |
2290 | // | |
2291 | // Created: Wednesday May 29,2002 at 04:04:34 PM PDT | |
2292 | // By: balmiki | |
2293 | // -------------------------------------------------- | |
2294 | // | |
2295 | module cl_u1_oai12_12x ( | |
2296 | out, | |
2297 | in10, | |
2298 | in00, | |
2299 | in01 ); | |
2300 | ||
2301 | output out; | |
2302 | input in10; | |
2303 | input in00; | |
2304 | input in01; | |
2305 | ||
2306 | `ifdef LIB | |
2307 | assign out = ~(( in10 ) & ( in00 | in01 )); | |
2308 | `endif | |
2309 | ||
2310 | endmodule | |
2311 | // -------------------------------------------------- | |
2312 | // File: cl_u1_oai12_16x.behV | |
2313 | // Auto generated verilog module by HnBCellAuto | |
2314 | // | |
2315 | // Created: Wednesday May 29,2002 at 04:04:34 PM PDT | |
2316 | // By: balmiki | |
2317 | // -------------------------------------------------- | |
2318 | // | |
2319 | module cl_u1_oai12_16x ( | |
2320 | out, | |
2321 | in10, | |
2322 | in00, | |
2323 | in01 ); | |
2324 | ||
2325 | output out; | |
2326 | input in10; | |
2327 | input in00; | |
2328 | input in01; | |
2329 | ||
2330 | `ifdef LIB | |
2331 | assign out = ~(( in10 ) & ( in00 | in01 )); | |
2332 | `endif | |
2333 | ||
2334 | endmodule | |
2335 | // -------------------------------------------------- | |
2336 | // File: cl_u1_oai12_1x.behV | |
2337 | // Auto generated verilog module by HnBCellAuto | |
2338 | // | |
2339 | // Created: Wednesday May 29,2002 at 04:04:34 PM PDT | |
2340 | // By: balmiki | |
2341 | // -------------------------------------------------- | |
2342 | // | |
2343 | module cl_u1_oai12_1x ( | |
2344 | out, | |
2345 | in10, | |
2346 | in00, | |
2347 | in01 ); | |
2348 | ||
2349 | output out; | |
2350 | input in10; | |
2351 | input in00; | |
2352 | input in01; | |
2353 | ||
2354 | `ifdef LIB | |
2355 | assign out = ~(( in10 ) & ( in00 | in01 )); | |
2356 | `endif | |
2357 | ||
2358 | endmodule | |
2359 | // -------------------------------------------------- | |
2360 | // File: cl_u1_oai12_2x.behV | |
2361 | // Auto generated verilog module by HnBCellAuto | |
2362 | // | |
2363 | // Created: Wednesday May 29,2002 at 04:04:34 PM PDT | |
2364 | // By: balmiki | |
2365 | // -------------------------------------------------- | |
2366 | // | |
2367 | module cl_u1_oai12_2x ( | |
2368 | out, | |
2369 | in10, | |
2370 | in00, | |
2371 | in01 ); | |
2372 | ||
2373 | output out; | |
2374 | input in10; | |
2375 | input in00; | |
2376 | input in01; | |
2377 | ||
2378 | `ifdef LIB | |
2379 | assign out = ~(( in10 ) & ( in00 | in01 )); | |
2380 | `endif | |
2381 | ||
2382 | endmodule | |
2383 | // -------------------------------------------------- | |
2384 | // File: cl_u1_oai12_4x.behV | |
2385 | // Auto generated verilog module by HnBCellAuto | |
2386 | // | |
2387 | // Created: Wednesday May 29,2002 at 04:04:34 PM PDT | |
2388 | // By: balmiki | |
2389 | // -------------------------------------------------- | |
2390 | // | |
2391 | module cl_u1_oai12_4x ( | |
2392 | out, | |
2393 | in10, | |
2394 | in00, | |
2395 | in01 ); | |
2396 | ||
2397 | output out; | |
2398 | input in10; | |
2399 | input in00; | |
2400 | input in01; | |
2401 | ||
2402 | `ifdef LIB | |
2403 | assign out = ~(( in10 ) & ( in00 | in01 )); | |
2404 | `endif | |
2405 | ||
2406 | endmodule | |
2407 | // -------------------------------------------------- | |
2408 | // File: cl_u1_oai12_8x.behV | |
2409 | // Auto generated verilog module by HnBCellAuto | |
2410 | // | |
2411 | // Created: Wednesday May 29,2002 at 04:04:34 PM PDT | |
2412 | // By: balmiki | |
2413 | // -------------------------------------------------- | |
2414 | // | |
2415 | module cl_u1_oai12_8x ( | |
2416 | out, | |
2417 | in10, | |
2418 | in00, | |
2419 | in01 ); | |
2420 | ||
2421 | output out; | |
2422 | input in10; | |
2423 | input in00; | |
2424 | input in01; | |
2425 | ||
2426 | `ifdef LIB | |
2427 | assign out = ~(( in10 ) & ( in00 | in01 )); | |
2428 | `endif | |
2429 | ||
2430 | endmodule | |
2431 | // -------------------------------------------------- | |
2432 | // File: cl_u1_oai21_12x.behV | |
2433 | // Auto generated verilog module by HnBCellAuto | |
2434 | // | |
2435 | // Created: Wednesday May 29,2002 at 04:04:35 PM PDT | |
2436 | // By: balmiki | |
2437 | // -------------------------------------------------- | |
2438 | // | |
2439 | module cl_u1_oai21_12x ( | |
2440 | out, | |
2441 | in10, | |
2442 | in11, | |
2443 | in00 ); | |
2444 | ||
2445 | output out; | |
2446 | input in10; | |
2447 | input in11; | |
2448 | input in00; | |
2449 | ||
2450 | `ifdef LIB | |
2451 | assign out = ~(( in10 | in11 ) & ( in00 )); | |
2452 | `endif | |
2453 | ||
2454 | endmodule | |
2455 | // -------------------------------------------------- | |
2456 | // File: cl_u1_oai21_16x.behV | |
2457 | // Auto generated verilog module by HnBCellAuto | |
2458 | // | |
2459 | // Created: Wednesday May 29,2002 at 04:04:35 PM PDT | |
2460 | // By: balmiki | |
2461 | // -------------------------------------------------- | |
2462 | // | |
2463 | module cl_u1_oai21_16x ( | |
2464 | out, | |
2465 | in10, | |
2466 | in11, | |
2467 | in00 ); | |
2468 | ||
2469 | output out; | |
2470 | input in10; | |
2471 | input in11; | |
2472 | input in00; | |
2473 | ||
2474 | `ifdef LIB | |
2475 | assign out = ~(( in10 | in11 ) & ( in00 )); | |
2476 | `endif | |
2477 | ||
2478 | endmodule | |
2479 | // -------------------------------------------------- | |
2480 | // File: cl_u1_oai21_1x.behV | |
2481 | // Auto generated verilog module by HnBCellAuto | |
2482 | // | |
2483 | // Created: Friday Mar 15,2002 at 02:53:58 PM PST | |
2484 | // By: balmiki | |
2485 | // -------------------------------------------------- | |
2486 | // | |
2487 | module cl_u1_oai21_1x ( | |
2488 | out, | |
2489 | in10, | |
2490 | in11, | |
2491 | in00 ); | |
2492 | ||
2493 | output out; | |
2494 | input in10; | |
2495 | input in11; | |
2496 | input in00; | |
2497 | ||
2498 | `ifdef LIB | |
2499 | assign out = ~(( in10 | in11 ) & ( in00 )); | |
2500 | `endif | |
2501 | ||
2502 | endmodule | |
2503 | // -------------------------------------------------- | |
2504 | // File: cl_u1_oai21_2x.behV | |
2505 | // Auto generated verilog module by HnBCellAuto | |
2506 | // | |
2507 | // Created: Monday Oct 8,2001 at 11:32:23 AM PDT | |
2508 | // By: balmiki | |
2509 | // -------------------------------------------------- | |
2510 | // | |
2511 | module cl_u1_oai21_2x ( | |
2512 | out, | |
2513 | in10, | |
2514 | in11, | |
2515 | in00 ); | |
2516 | ||
2517 | output out; | |
2518 | input in10; | |
2519 | input in11; | |
2520 | input in00; | |
2521 | ||
2522 | `ifdef LIB | |
2523 | assign out = ~(( in10 | in11 ) & ( in00 )); | |
2524 | `endif | |
2525 | ||
2526 | endmodule | |
2527 | // -------------------------------------------------- | |
2528 | // File: cl_u1_oai21_4x.behV | |
2529 | // Auto generated verilog module by HnBCellAuto | |
2530 | // | |
2531 | // Created: Monday Oct 8,2001 at 11:32:23 AM PDT | |
2532 | // By: balmiki | |
2533 | // -------------------------------------------------- | |
2534 | // | |
2535 | module cl_u1_oai21_4x ( | |
2536 | out, | |
2537 | in10, | |
2538 | in11, | |
2539 | in00 ); | |
2540 | ||
2541 | output out; | |
2542 | input in10; | |
2543 | input in11; | |
2544 | input in00; | |
2545 | ||
2546 | `ifdef LIB | |
2547 | assign out = ~(( in10 | in11 ) & ( in00 )); | |
2548 | `endif | |
2549 | ||
2550 | endmodule | |
2551 | // -------------------------------------------------- | |
2552 | // File: cl_u1_oai21_8x.behV | |
2553 | // Auto generated verilog module by HnBCellAuto | |
2554 | // | |
2555 | // Created: Monday Oct 8,2001 at 11:32:23 AM PDT | |
2556 | // By: balmiki | |
2557 | // -------------------------------------------------- | |
2558 | // | |
2559 | module cl_u1_oai21_8x ( | |
2560 | out, | |
2561 | in10, | |
2562 | in11, | |
2563 | in00 ); | |
2564 | ||
2565 | output out; | |
2566 | input in10; | |
2567 | input in11; | |
2568 | input in00; | |
2569 | ||
2570 | `ifdef LIB | |
2571 | assign out = ~(( in10 | in11 ) & ( in00 )); | |
2572 | `endif | |
2573 | ||
2574 | endmodule | |
2575 | // -------------------------------------------------- | |
2576 | // File: cl_u1_oai22_12x.behV | |
2577 | // Auto generated verilog module by HnBCellAuto | |
2578 | // | |
2579 | // Created: Wednesday May 29,2002 at 04:04:35 PM PDT | |
2580 | // By: balmiki | |
2581 | // -------------------------------------------------- | |
2582 | // | |
2583 | module cl_u1_oai22_12x ( | |
2584 | out, | |
2585 | in10, | |
2586 | in11, | |
2587 | in00, | |
2588 | in01 ); | |
2589 | ||
2590 | output out; | |
2591 | input in10; | |
2592 | input in11; | |
2593 | input in00; | |
2594 | input in01; | |
2595 | ||
2596 | `ifdef LIB | |
2597 | assign out = ~(( in10 | in11 ) & ( in00 | in01 )); | |
2598 | `endif | |
2599 | ||
2600 | endmodule | |
2601 | // -------------------------------------------------- | |
2602 | // File: cl_u1_oai22_16x.behV | |
2603 | // Auto generated verilog module by HnBCellAuto | |
2604 | // | |
2605 | // Created: Wednesday May 29,2002 at 04:04:35 PM PDT | |
2606 | // By: balmiki | |
2607 | // -------------------------------------------------- | |
2608 | // | |
2609 | module cl_u1_oai22_16x ( | |
2610 | out, | |
2611 | in10, | |
2612 | in11, | |
2613 | in00, | |
2614 | in01 ); | |
2615 | ||
2616 | output out; | |
2617 | input in10; | |
2618 | input in11; | |
2619 | input in00; | |
2620 | input in01; | |
2621 | ||
2622 | `ifdef LIB | |
2623 | assign out = ~(( in10 | in11 ) & ( in00 | in01 )); | |
2624 | `endif | |
2625 | ||
2626 | endmodule | |
2627 | // -------------------------------------------------- | |
2628 | // File: cl_u1_oai22_1x.behV | |
2629 | // Auto generated verilog module by HnBCellAuto | |
2630 | // | |
2631 | // Created: Wednesday May 29,2002 at 04:04:35 PM PDT | |
2632 | // By: balmiki | |
2633 | // -------------------------------------------------- | |
2634 | // | |
2635 | module cl_u1_oai22_1x ( | |
2636 | out, | |
2637 | in10, | |
2638 | in11, | |
2639 | in00, | |
2640 | in01 ); | |
2641 | ||
2642 | output out; | |
2643 | input in10; | |
2644 | input in11; | |
2645 | input in00; | |
2646 | input in01; | |
2647 | ||
2648 | `ifdef LIB | |
2649 | assign out = ~(( in10 | in11 ) & ( in00 | in01 )); | |
2650 | `endif | |
2651 | ||
2652 | endmodule | |
2653 | // -------------------------------------------------- | |
2654 | // File: cl_u1_oai22_2x.behV | |
2655 | // Auto generated verilog module by HnBCellAuto | |
2656 | // | |
2657 | // Created: Monday Oct 8,2001 at 11:32:24 AM PDT | |
2658 | // By: balmiki | |
2659 | // -------------------------------------------------- | |
2660 | // | |
2661 | module cl_u1_oai22_2x ( | |
2662 | out, | |
2663 | in10, | |
2664 | in11, | |
2665 | in00, | |
2666 | in01 ); | |
2667 | ||
2668 | output out; | |
2669 | input in10; | |
2670 | input in11; | |
2671 | input in00; | |
2672 | input in01; | |
2673 | ||
2674 | `ifdef LIB | |
2675 | assign out = ~(( in10 | in11 ) & ( in00 | in01 )); | |
2676 | `endif | |
2677 | ||
2678 | endmodule | |
2679 | ||
2680 | `ifdef FPGA | |
2681 | `else | |
2682 | ||
2683 | // -------------------------------------------------- | |
2684 | // File: cl_u1_oai22_4x.behV | |
2685 | // Auto generated verilog module by HnBCellAuto | |
2686 | // | |
2687 | // Created: Monday Oct 8,2001 at 11:32:24 AM PDT | |
2688 | // By: balmiki | |
2689 | // -------------------------------------------------- | |
2690 | // | |
2691 | module cl_u1_oai22_4x ( | |
2692 | out, | |
2693 | in10, | |
2694 | in11, | |
2695 | in00, | |
2696 | in01 ); | |
2697 | ||
2698 | output out; | |
2699 | input in10; | |
2700 | input in11; | |
2701 | input in00; | |
2702 | input in01; | |
2703 | ||
2704 | `ifdef LIB | |
2705 | assign out = ~(( in10 | in11 ) & ( in00 | in01 )); | |
2706 | `endif | |
2707 | ||
2708 | endmodule | |
2709 | ||
2710 | `endif // `ifdef FPGA | |
2711 | ||
2712 | // -------------------------------------------------- | |
2713 | // File: cl_u1_oai22_8x.behV | |
2714 | // Auto generated verilog module by HnBCellAuto | |
2715 | // | |
2716 | // Created: Monday Oct 8,2001 at 11:32:24 AM PDT | |
2717 | // By: balmiki | |
2718 | // -------------------------------------------------- | |
2719 | // | |
2720 | module cl_u1_oai22_8x ( | |
2721 | out, | |
2722 | in10, | |
2723 | in11, | |
2724 | in00, | |
2725 | in01 ); | |
2726 | ||
2727 | output out; | |
2728 | input in10; | |
2729 | input in11; | |
2730 | input in00; | |
2731 | input in01; | |
2732 | ||
2733 | `ifdef LIB | |
2734 | assign out = ~(( in10 | in11 ) & ( in00 | in01 )); | |
2735 | `endif | |
2736 | ||
2737 | endmodule | |
2738 | module cl_u1_xnor2_16x ( | |
2739 | in0, | |
2740 | in1, | |
2741 | out | |
2742 | ); | |
2743 | input in0; | |
2744 | input in1; | |
2745 | output out; | |
2746 | ||
2747 | `ifdef LIB | |
2748 | assign out = ~(in0 ^ in1); | |
2749 | `endif | |
2750 | ||
2751 | endmodule | |
2752 | ||
2753 | module cl_u1_xnor2_1x ( | |
2754 | in0, | |
2755 | in1, | |
2756 | out | |
2757 | ); | |
2758 | input in0; | |
2759 | input in1; | |
2760 | output out; | |
2761 | ||
2762 | `ifdef LIB | |
2763 | assign out = ~(in0 ^ in1); | |
2764 | `endif | |
2765 | ||
2766 | endmodule | |
2767 | module cl_u1_xnor2_2x ( | |
2768 | in0, | |
2769 | in1, | |
2770 | out | |
2771 | ); | |
2772 | input in0; | |
2773 | input in1; | |
2774 | output out; | |
2775 | ||
2776 | `ifdef LIB | |
2777 | assign out = ~(in0 ^ in1); | |
2778 | `endif | |
2779 | ||
2780 | endmodule | |
2781 | module cl_u1_xnor2_4x ( | |
2782 | in0, | |
2783 | in1, | |
2784 | out | |
2785 | ); | |
2786 | input in0; | |
2787 | input in1; | |
2788 | output out; | |
2789 | ||
2790 | `ifdef LIB | |
2791 | assign out = ~(in0 ^ in1); | |
2792 | `endif | |
2793 | ||
2794 | endmodule | |
2795 | module cl_u1_xnor2_6x ( | |
2796 | in0, | |
2797 | in1, | |
2798 | out | |
2799 | ); | |
2800 | input in0; | |
2801 | input in1; | |
2802 | output out; | |
2803 | ||
2804 | `ifdef LIB | |
2805 | assign out = ~(in0 ^ in1); | |
2806 | `endif | |
2807 | ||
2808 | endmodule | |
2809 | module cl_u1_xnor2_8x ( | |
2810 | in0, | |
2811 | in1, | |
2812 | out | |
2813 | ); | |
2814 | input in0; | |
2815 | input in1; | |
2816 | output out; | |
2817 | ||
2818 | `ifdef LIB | |
2819 | assign out = ~(in0 ^ in1); | |
2820 | `endif | |
2821 | ||
2822 | endmodule | |
2823 | ||
2824 | module cl_u1_xnor3_16x ( | |
2825 | in0, | |
2826 | in1, | |
2827 | in2, | |
2828 | out | |
2829 | ); | |
2830 | input in0; | |
2831 | input in1; | |
2832 | input in2; | |
2833 | output out; | |
2834 | ||
2835 | `ifdef LIB | |
2836 | assign out = ~(in0 ^ in1 ^ in2); | |
2837 | `endif | |
2838 | ||
2839 | ||
2840 | ||
2841 | endmodule | |
2842 | module cl_u1_xnor3_1x ( | |
2843 | in0, | |
2844 | in1, | |
2845 | in2, | |
2846 | out | |
2847 | ); | |
2848 | input in0; | |
2849 | input in1; | |
2850 | input in2; | |
2851 | output out; | |
2852 | ||
2853 | `ifdef LIB | |
2854 | assign out = ~(in0 ^ in1 ^ in2); | |
2855 | `endif | |
2856 | ||
2857 | ||
2858 | ||
2859 | endmodule | |
2860 | module cl_u1_xnor3_2x ( | |
2861 | in0, | |
2862 | in1, | |
2863 | in2, | |
2864 | out | |
2865 | ); | |
2866 | input in0; | |
2867 | input in1; | |
2868 | input in2; | |
2869 | output out; | |
2870 | ||
2871 | `ifdef LIB | |
2872 | assign out = ~(in0 ^ in1 ^ in2); | |
2873 | `endif | |
2874 | ||
2875 | ||
2876 | ||
2877 | endmodule | |
2878 | module cl_u1_xnor3_4x ( | |
2879 | in0, | |
2880 | in1, | |
2881 | in2, | |
2882 | out | |
2883 | ); | |
2884 | input in0; | |
2885 | input in1; | |
2886 | input in2; | |
2887 | output out; | |
2888 | ||
2889 | `ifdef LIB | |
2890 | assign out = ~(in0 ^ in1 ^ in2); | |
2891 | `endif | |
2892 | ||
2893 | ||
2894 | ||
2895 | endmodule | |
2896 | module cl_u1_xnor3_6x ( | |
2897 | in0, | |
2898 | in1, | |
2899 | in2, | |
2900 | out | |
2901 | ); | |
2902 | input in0; | |
2903 | input in1; | |
2904 | input in2; | |
2905 | output out; | |
2906 | ||
2907 | `ifdef LIB | |
2908 | assign out = ~(in0 ^ in1 ^ in2); | |
2909 | `endif | |
2910 | ||
2911 | ||
2912 | ||
2913 | endmodule | |
2914 | module cl_u1_xnor3_8x ( | |
2915 | in0, | |
2916 | in1, | |
2917 | in2, | |
2918 | out | |
2919 | ); | |
2920 | input in0; | |
2921 | input in1; | |
2922 | input in2; | |
2923 | output out; | |
2924 | ||
2925 | `ifdef LIB | |
2926 | assign out = ~(in0 ^ in1 ^ in2); | |
2927 | `endif | |
2928 | ||
2929 | ||
2930 | ||
2931 | endmodule | |
2932 | module cl_u1_xor2_16x ( | |
2933 | in0, | |
2934 | in1, | |
2935 | out | |
2936 | ); | |
2937 | input in0; | |
2938 | input in1; | |
2939 | output out; | |
2940 | ||
2941 | `ifdef LIB | |
2942 | assign out = in0 ^ in1; | |
2943 | `endif | |
2944 | ||
2945 | endmodule | |
2946 | ||
2947 | module cl_u1_xor2_1x ( | |
2948 | in0, | |
2949 | in1, | |
2950 | out | |
2951 | ); | |
2952 | input in0; | |
2953 | input in1; | |
2954 | output out; | |
2955 | ||
2956 | `ifdef LIB | |
2957 | assign out = in0 ^ in1; | |
2958 | `endif | |
2959 | ||
2960 | endmodule | |
2961 | module cl_u1_xor2_2x ( | |
2962 | in0, | |
2963 | in1, | |
2964 | out | |
2965 | ); | |
2966 | input in0; | |
2967 | input in1; | |
2968 | output out; | |
2969 | ||
2970 | `ifdef LIB | |
2971 | assign out = in0 ^ in1; | |
2972 | `endif | |
2973 | ||
2974 | endmodule | |
2975 | module cl_u1_xor2_4x ( | |
2976 | in0, | |
2977 | in1, | |
2978 | out | |
2979 | ); | |
2980 | input in0; | |
2981 | input in1; | |
2982 | output out; | |
2983 | ||
2984 | `ifdef LIB | |
2985 | assign out = in0 ^ in1; | |
2986 | `endif | |
2987 | ||
2988 | endmodule | |
2989 | module cl_u1_xor2_6x ( | |
2990 | in0, | |
2991 | in1, | |
2992 | out | |
2993 | ); | |
2994 | input in0; | |
2995 | input in1; | |
2996 | output out; | |
2997 | ||
2998 | `ifdef LIB | |
2999 | assign out = in0 ^ in1; | |
3000 | `endif | |
3001 | ||
3002 | endmodule | |
3003 | module cl_u1_xor2_8x ( | |
3004 | in0, | |
3005 | in1, | |
3006 | out | |
3007 | ); | |
3008 | input in0; | |
3009 | input in1; | |
3010 | output out; | |
3011 | ||
3012 | `ifdef LIB | |
3013 | assign out = in0 ^ in1; | |
3014 | `endif | |
3015 | ||
3016 | endmodule | |
3017 | module cl_u1_xor3_16x ( | |
3018 | in0, | |
3019 | in1, | |
3020 | in2, | |
3021 | out | |
3022 | ); | |
3023 | input in0; | |
3024 | input in1; | |
3025 | input in2; | |
3026 | output out; | |
3027 | ||
3028 | `ifdef LIB | |
3029 | assign out = in0 ^ in1 ^ in2; | |
3030 | `endif | |
3031 | ||
3032 | ||
3033 | endmodule | |
3034 | ||
3035 | module cl_u1_xor3_1x ( | |
3036 | in0, | |
3037 | in1, | |
3038 | in2, | |
3039 | out | |
3040 | ); | |
3041 | input in0; | |
3042 | input in1; | |
3043 | input in2; | |
3044 | output out; | |
3045 | ||
3046 | `ifdef LIB | |
3047 | assign out = in0 ^ in1 ^ in2; | |
3048 | `endif | |
3049 | ||
3050 | ||
3051 | endmodule | |
3052 | module cl_u1_xor3_2x ( | |
3053 | in0, | |
3054 | in1, | |
3055 | in2, | |
3056 | out | |
3057 | ); | |
3058 | input in0; | |
3059 | input in1; | |
3060 | input in2; | |
3061 | output out; | |
3062 | ||
3063 | `ifdef LIB | |
3064 | assign out = in0 ^ in1 ^ in2; | |
3065 | `endif | |
3066 | ||
3067 | ||
3068 | endmodule | |
3069 | module cl_u1_xor3_4x ( | |
3070 | in0, | |
3071 | in1, | |
3072 | in2, | |
3073 | out | |
3074 | ); | |
3075 | input in0; | |
3076 | input in1; | |
3077 | input in2; | |
3078 | output out; | |
3079 | ||
3080 | `ifdef LIB | |
3081 | assign out = in0 ^ in1 ^ in2; | |
3082 | `endif | |
3083 | ||
3084 | ||
3085 | endmodule | |
3086 | module cl_u1_xor3_6x ( | |
3087 | in0, | |
3088 | in1, | |
3089 | in2, | |
3090 | out | |
3091 | ); | |
3092 | input in0; | |
3093 | input in1; | |
3094 | input in2; | |
3095 | output out; | |
3096 | ||
3097 | `ifdef LIB | |
3098 | assign out = in0 ^ in1 ^ in2; | |
3099 | `endif | |
3100 | ||
3101 | ||
3102 | endmodule | |
3103 | module cl_u1_xor3_8x ( | |
3104 | in0, | |
3105 | in1, | |
3106 | in2, | |
3107 | out | |
3108 | ); | |
3109 | input in0; | |
3110 | input in1; | |
3111 | input in2; | |
3112 | output out; | |
3113 | ||
3114 | `ifdef LIB | |
3115 | assign out = in0 ^ in1 ^ in2; | |
3116 | `endif | |
3117 | ||
3118 | ||
3119 | endmodule | |
3120 | ||
3121 | module cl_u1_clkchp_4x ( | |
3122 | tck, | |
3123 | aclk, | |
3124 | bclk | |
3125 | ); | |
3126 | input tck; | |
3127 | output aclk; | |
3128 | output bclk; | |
3129 | ||
3130 | ||
3131 | `ifdef LIB | |
3132 | reg chop_aclk, chop_bclk; | |
3133 | ||
3134 | always @(posedge tck) begin | |
3135 | chop_aclk = 1'b1; | |
3136 | #5 chop_aclk = 1'b0; | |
3137 | end | |
3138 | always @(negedge tck) begin | |
3139 | chop_bclk = 1'b1; | |
3140 | #5 chop_bclk = 1'b0; | |
3141 | end | |
3142 | ||
3143 | assign aclk = chop_aclk; | |
3144 | assign bclk = chop_bclk; | |
3145 | `endif | |
3146 | ||
3147 | endmodule | |
3148 | ||
3149 | module cl_u1_muxprotect_2x ( | |
3150 | d0, | |
3151 | d1, | |
3152 | d2, | |
3153 | d3, | |
3154 | scan_en, | |
3155 | e0, | |
3156 | e1, | |
3157 | e2, | |
3158 | e3 | |
3159 | ); | |
3160 | input d0; | |
3161 | input d1; | |
3162 | input d2; | |
3163 | input d3; | |
3164 | input scan_en; | |
3165 | output e0; | |
3166 | output e1; | |
3167 | output e2; | |
3168 | output e3; | |
3169 | ||
3170 | `ifdef LIB | |
3171 | assign e0 = scan_en | d0; | |
3172 | assign e1= ~scan_en & d1; | |
3173 | assign e2= ~scan_en & d2; | |
3174 | assign e3= ~scan_en & d3; | |
3175 | `endif | |
3176 | ||
3177 | endmodule | |
3178 |