Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / tools / fpga / fpga_synth_synplicity_mapper.sdc
CommitLineData
86530b38
AT
1# ========== Copyright Header Begin ==========================================
2#
3# OpenSPARC T2 Processor File: fpga_synth_synplicity_mapper.sdc
4# Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5# 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6#
7# * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8#
9# This program is free software; you can redistribute it and/or modify
10# it under the terms of the GNU General Public License as published by
11# the Free Software Foundation; version 2 of the License.
12#
13# This program is distributed in the hope that it will be useful,
14# but WITHOUT ANY WARRANTY; without even the implied warranty of
15# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16# GNU General Public License for more details.
17#
18# You should have received a copy of the GNU General Public License
19# along with this program; if not, write to the Free Software
20# Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21#
22# For the avoidance of doubt, and except that if any non-GPL license
23# choice is available it will apply instead, Sun elects to use only
24# the General Public License version 2 (GPLv2) at this time for any
25# software where a choice of GPL license versions is made
26# available with the language indicating that GPLv2 or any later version
27# may be used, or where a choice of which version of the GPL is applied is
28# otherwise unspecified.
29#
30# Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31# CA 95054 USA or visit www.sun.com if you need additional information or
32# have any questions.
33#
34# ========== Copyright Header End ============================================
35define_global_attribute {syn_srlstyle} {registers}
36define_clock {clk} -name {clk} -freq 16 -clockgroup clka1
37define_clock {clk48Mhz_in} -name {clk48Mhz_in} -freq 48 -clockgroup clka2
38define_clock {n:t2.ccx.l2clk} -name {ccx_l2clk} -freq 16 -clockgroup default_clkgroup_0
39define_clock {n:t2.spc.l2clk} -name {spc_l2clk} -freq 16 -clockgroup default_clkgroup_1