Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | /* |
2 | * ========== Copyright Header Begin ========================================== | |
3 | * | |
4 | * OpenSPARC T2 Processor File: n2_ras_vec_mcu_dbu1.s | |
5 | * Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
6 | * 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
7 | * | |
8 | * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of the GNU General Public License as published by | |
12 | * the Free Software Foundation; version 2 of the License. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
22 | * | |
23 | * For the avoidance of doubt, and except that if any non-GPL license | |
24 | * choice is available it will apply instead, Sun elects to use only | |
25 | * the General Public License version 2 (GPLv2) at this time for any | |
26 | * software where a choice of GPL license versions is made | |
27 | * available with the language indicating that GPLv2 or any later version | |
28 | * may be used, or where a choice of which version of the GPL is applied is | |
29 | * otherwise unspecified. | |
30 | * | |
31 | * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
32 | * CA 95054 USA or visit www.sun.com if you need additional information or | |
33 | * have any questions. | |
34 | * | |
35 | * | |
36 | * ========== Copyright Header End ============================================ | |
37 | */ | |
38 | #define ENABLE_PCIE_LINK_TRAINING | |
39 | ||
40 | #include "peu_defines.h" | |
41 | ||
42 | #define MAIN_PAGE_HV_ALSO | |
43 | #define L2_ENTRY_PA 0xa000000000 | |
44 | #define TEST_DATA1 0x5555555555555555 | |
45 | #define L2_ENTRY_PA0 0x2020000008 | |
46 | #define L2_ES_W1C_VALUE 0xc03ffffc00000000 | |
47 | #define TT_SW_Error 0x40 | |
48 | #define DRAM_ERR_STAT_REG 0x8400000280 | |
49 | #define L2_BANK_ADDR 0x00 | |
50 | #define DRAM_ES_W1C_VALUE 0xfe00000000000000 | |
51 | ||
52 | #ifdef MCU0 | |
53 | #define OOB_ADDR1 0x1123456000 | |
54 | #define OOB_ADDR2 0x2022000000 | |
55 | #define OOB_ADDR3 0x4022000000 | |
56 | #define OOB_ADDR4 0x8022000000 | |
57 | #define L2_BANK_ADDR 0x0 | |
58 | #define DRAM_ERR_STAT_REG 0x8400000280 | |
59 | #define L2_ERR_STAT_REG 0xAB00000000 | |
60 | #define DMA_DATA_BYP_ADDR1 0xfffc001123456000 | |
61 | #endif | |
62 | ||
63 | #ifdef MCU1 | |
64 | #define OOB_ADDR1 0x1123456080 | |
65 | #define OOB_ADDR2 0x2022000080 | |
66 | #define OOB_ADDR3 0x4022000080 | |
67 | #define OOB_ADDR4 0x8022000080 | |
68 | #define L2_BANK_ADDR 0x80 | |
69 | #define DRAM_ERR_STAT_REG 0x8400001280 | |
70 | #define L2_ERR_STAT_REG 0xAB00000080 | |
71 | #define DMA_DATA_BYP_ADDR1 0xfffc001123456080 | |
72 | #endif | |
73 | ||
74 | #ifdef MCU2 | |
75 | #define OOB_ADDR1 0x1123456100 | |
76 | #define OOB_ADDR2 0x2022000100 | |
77 | #define OOB_ADDR3 0x4022000100 | |
78 | #define OOB_ADDR4 0x8022000100 | |
79 | #define L2_BANK_ADDR 0x100 | |
80 | #define DRAM_ERR_STAT_REG 0x8400002280 | |
81 | #define L2_ERR_STAT_REG 0xAB00000100 | |
82 | #define DMA_DATA_BYP_ADDR1 0xfffc001123456100 | |
83 | #endif | |
84 | ||
85 | #ifdef MCU3 | |
86 | #define OOB_ADDR1 0x1123456180 | |
87 | #define OOB_ADDR2 0x2022000180 | |
88 | #define OOB_ADDR3 0x4022000180 | |
89 | #define OOB_ADDR4 0x8022000180 | |
90 | #define L2_BANK_ADDR 0x180 | |
91 | #define DRAM_ERR_STAT_REG 0x8400003280 | |
92 | #define L2_ERR_STAT_REG 0xAB00000180 | |
93 | #define DMA_DATA_BYP_ADDR1 0xfffc001123456180 | |
94 | #endif | |
95 | ||
96 | #include "hboot.s" | |
97 | #include "asi_s.h" | |
98 | #include "err_defines.h" | |
99 | #include "peu_defines.h" | |
100 | ||
101 | .text | |
102 | .global main | |
103 | .global My_Recoverable_Sw_error_trap | |
104 | ||
105 | ||
106 | main: | |
107 | ! Boot code does not provide TLB translation for IO address space | |
108 | ta T_CHANGE_HPRIV | |
109 | nop | |
110 | ||
111 | disable_err_reporting: | |
112 | setx L2EE_PA0, %l0, %l1 | |
113 | add %l1, L2_BANK_ADDR, %l1 | |
114 | ldx [%l1], %l2 | |
115 | setx 0xfffffffffffffffc, %l7, %l0 | |
116 | and %l2, %l0, %l2 | |
117 | stx %l2, [%l1] | |
118 | membar #Sync | |
119 | ||
120 | /************************************************* | |
121 | OOB Write | |
122 | **************************************************/ | |
123 | pio: | |
124 | ! enable bypass in IOMMU | |
125 | setx FIRE_DLC_MMU_CSR_A_CTL_ADDR, %g1, %g2 | |
126 | setx FIRE_DLC_MMU_CSR_A_CTL__BYPASS_EN, %g1, %g3 | |
127 | stx %g3, [%g2] | |
128 | ldx [%g2], %g3 | |
129 | XmtUsrEvnt1: nop; | |
130 | ! $EV trig_pc_d(1, @VA(.MAIN.XmtUsrEvnt1)) -> EnablePCIeIgCmd ("DMAWR", DMA_DATA_BYP_ADDR1, DMA_DATA_BYP_ADDR1, "64'h40", 1) | |
131 | ldx [%g2], %g3 | |
132 | ldx [%g2], %g3 | |
133 | ldx [%g2], %g3 | |
134 | ||
135 | setx FIRE_PLC_TLU_CTB_TLR_CSR_A_TLU_CTL_ADDR, %g1, %g2 | |
136 | setx 0x020, %g1, %g4 | |
137 | delay_loop: | |
138 | ldx [%g2], %g5 | |
139 | nop | |
140 | nop | |
141 | nop | |
142 | nop | |
143 | dec %g4 | |
144 | brnz %g4, delay_loop | |
145 | nop | |
146 | ||
147 | setx SOC_ESR_REG, %l7, %i0 | |
148 | ldx [%i0], %i1 | |
149 | nop | |
150 | ||
151 | check_L2_ESR_wr: | |
152 | setx L2ES_PA0, %l6, %g1 | |
153 | add %g1, L2_BANK_ADDR, %g1 | |
154 | ldx [%g1], %g2 | |
155 | cmp %g2, %g0 | |
156 | bne %xcc, test_fail | |
157 | nop | |
158 | ||
159 | ||
160 | check_DRAM_ESR_wr: | |
161 | setx DRAM_ERR_STAT_REG, %l3, %g5 | |
162 | ldx [%g5], %g2 | |
163 | cmp %g2, %g0 | |
164 | bne %xcc, test_fail | |
165 | nop | |
166 | ||
167 | ||
168 | /*************************************************************** | |
169 | OOB Read | |
170 | ***************************************************************/ | |
171 | access_OOB_ADDR_rd: | |
172 | setx OOB_ADDR1, %l0, %g6 | |
173 | ldx [%g6], %i1 | |
174 | nop | |
175 | nop | |
176 | nop | |
177 | ||
178 | check_L2_ESR_rd: | |
179 | setx L2ES_PA0, %l6, %g1 | |
180 | add %g1, L2_BANK_ADDR, %g1 | |
181 | ldx [%g1], %g2 | |
182 | setx 0xf1fffffff0000000, %l3, %l0 ! MSA; ignore CoreID -> <59:57>; TH_ID <56:54> should be OK | |
183 | andcc %l0, %g2, %l5 ! %g2 has the ESR content | |
184 | mov 0x1, %l1 | |
185 | sllx %l1, L2ES_DAU, %l0 | |
186 | mov 0x1, %l1 | |
187 | sllx %l1, L2ES_VEU, %l2 | |
188 | or %l0, %l2, %l3 | |
189 | mov 0x1, %l1 | |
190 | sllx %l1, L2ES_MEU, %l2 ! MEU | |
191 | or %l3, %l2, %l3 | |
192 | cmp %l5, %l3 | |
193 | bne %xcc, test_fail | |
194 | nop | |
195 | ||
196 | clear_L2_esr_rd: | |
197 | setx L2_ES_W1C_VALUE, %g7, %g1 | |
198 | stx %g1, [%l6] | |
199 | ||
200 | check_l2_EAR_rd: | |
201 | setx L2EA_PA0, %l6, %l3 | |
202 | add %l3,L2_BANK_ADDR,%l3 | |
203 | ldx [%l3], %l4 | |
204 | cmp %l4, %g6 !%g6 has the OOB_ADDR | |
205 | bne test_fail | |
206 | nop | |
207 | membar #Sync | |
208 | ||
209 | clear_L2_EAR_rd: | |
210 | stx %g0, [%l3] | |
211 | ||
212 | check_DRAM_ESR_rd: | |
213 | setx DRAM_ERR_STAT_REG, %l3, %g5 | |
214 | ldx [%g5], %l6 | |
215 | setx 0xffc000000000ffff, %l0,%o2 | |
216 | and %l6,%o2,%l6 | |
217 | mov 0x1, %l1 | |
218 | sllx %l1, DRAM_ES_DBU, %l0 ! %l0 has expected value | |
219 | cmp %l0, %l6 | |
220 | bne %xcc, test_fail | |
221 | nop | |
222 | ||
223 | clear_mcu_esr_1: | |
224 | setx DRAM_ES_W1C_VALUE, %g7, %g1 | |
225 | stx %g1, [%l6] | |
226 | ||
227 | ||
228 | ||
229 | /******************************************************* | |
230 | * Exit code | |
231 | *******************************************************/ | |
232 | ||
233 | test_pass: | |
234 | ta T_GOOD_TRAP | |
235 | ||
236 | test_fail: | |
237 | ta T_BAD_TRAP | |
238 | ||
239 |