Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / diag / assembly / include / core_init.s
CommitLineData
86530b38
AT
1/*
2* ========== Copyright Header Begin ==========================================
3*
4* OpenSPARC T2 Processor File: core_init.s
5* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
6* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
7*
8* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
9*
10* This program is free software; you can redistribute it and/or modify
11* it under the terms of the GNU General Public License as published by
12* the Free Software Foundation; version 2 of the License.
13*
14* This program is distributed in the hope that it will be useful,
15* but WITHOUT ANY WARRANTY; without even the implied warranty of
16* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17* GNU General Public License for more details.
18*
19* You should have received a copy of the GNU General Public License
20* along with this program; if not, write to the Free Software
21* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22*
23* For the avoidance of doubt, and except that if any non-GPL license
24* choice is available it will apply instead, Sun elects to use only
25* the General Public License version 2 (GPLv2) at this time for any
26* software where a choice of GPL license versions is made
27* available with the language indicating that GPLv2 or any later version
28* may be used, or where a choice of which version of the GPL is applied is
29* otherwise unspecified.
30*
31* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
32* CA 95054 USA or visit www.sun.com if you need additional information or
33* have any questions.
34*
35*
36* ========== Copyright Header End ============================================
37*/
38#if (CACHE_ASSOCIATE_REG_DATA > 0x0)
39disable_cache_associative:
40 mov CACHE_ASSOCIATE_REG_DATA, %g2
41 mov ASI_LSU_DIAG, %g3
42 stxa %g2, [%g3]ASI_DIAG
43#endif
44
45 ! Enable error traps
46#ifndef NOERRCHK
47enable_core_err_detection:
48 add %g0, CERER_VA, %g4
49 best_set_reg(CERER_DATA, %g3, %g2)
50 stxa %g2, [%g4]0x4c ! write into CERER
51#endif
52
53#ifndef NOPWRMGMT
54 ! Power Management - set full power throttle mode ..
55pwr_mgmt:
56 setx CREGS_PWRMGMT, %g3, %g2
57 stxa %g2, [%g0] ASI_SPARC_PWR_MGMT
58#endif