Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / diag / assembly / include / rst_defines.h
CommitLineData
86530b38
AT
1/*
2* ========== Copyright Header Begin ==========================================
3*
4* OpenSPARC T2 Processor File: rst_defines.h
5* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
6* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
7*
8* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
9*
10* This program is free software; you can redistribute it and/or modify
11* it under the terms of the GNU General Public License as published by
12* the Free Software Foundation; version 2 of the License.
13*
14* This program is distributed in the hope that it will be useful,
15* but WITHOUT ANY WARRANTY; without even the implied warranty of
16* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17* GNU General Public License for more details.
18*
19* You should have received a copy of the GNU General Public License
20* along with this program; if not, write to the Free Software
21* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22*
23* For the avoidance of doubt, and except that if any non-GPL license
24* choice is available it will apply instead, Sun elects to use only
25* the General Public License version 2 (GPLv2) at this time for any
26* software where a choice of GPL license versions is made
27* available with the language indicating that GPLv2 or any later version
28* may be used, or where a choice of which version of the GPL is applied is
29* otherwise unspecified.
30*
31* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
32* CA 95054 USA or visit www.sun.com if you need additional information or
33* have any questions.
34*
35*
36* ========== Copyright Header End ============================================
37*/
38#define RST_BASE_ADDRESS 0x8900000000
39
40#define RST_RESET_GEN mpeval(RST_BASE_ADDRESS + 0x0808)
41#define RST_RESET_GEN__DBR_GEN mpeval(1 << 3)
42#define RST_RESET_GEN__XIR_GEN mpeval(1 << 1)
43#define RST_RESET_GEN__WMR_GEN mpeval(1 << 0)
44
45#define RST_RSET_STAT mpeval(RST_BASE_ADDRESS + 0x0810)
46
47#define RST_RESET_SOURCE mpeval(RST_BASE_ADDRESS + 0x0818)
48
49#define RST_RESET_FEE mpeval(RST_BASE_ADDRESS + 0x0820)
50
51#define RST_SSYS_RESET mpeval(RST_BASE_ADDRESS + 0x0838)
52#define RST_SSYS_RESET__MAC_PROTECT mpeval(1 << 6)
53#define RST_SSYS_RESET__MCU_SELFRSH mpeval(1 << 5)
54#define RST_SSYS_RESET__DMU_PEU mpeval(1 << 1)
55
56#ifndef FC_NO_NIU_T2
57#define RST_SSYS_RESET__NIU mpeval(1 << 0)
58#endif
59
60#define RST_LOCK_TIME mpeval(RST_BASE_ADDRESS + 0x0870)
61
62#define RST_PROP_TIME mpeval(RST_BASE_ADDRESS + 0x0880)
63
64#ifndef FC_NO_NIU_T2
65#define RST_NIU_TIME mpeval(RST_BASE_ADDRESS + 0x0890)
66#endif
67