Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / diag / diaglists / misc / spc_mbist2.diaglist
CommitLineData
86530b38
AT
1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: spc_mbist2.diaglist
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35<spc2_mbist2 sys=spc2_dft -novcs_use_ntb -sunv_run -vera_build_args="VERA_SYS_DEFS=-DSPC_BENCH -DFC_SCAN_BENCH -DSPC_DFT_BENCH -DVERA_DIAGS">
36
37<core_mbist2 name=core_mbist2>
38<runargs -tg_seed=1 -vcs_run_args=+noDebugChecks>
39
40//--------------------------------------
41// Long diags - run once a week
42
43<spc_secondary_all>
44<core_mbist2_long>
45 // Full version of default mode test checking for successful
46 // completion of CAMBIST only (no RAM checking)
47 cam_default_mode mb0_default_mode_cam_test.vr -vcs_run_args=+mb_enable=1 -drm_cpufreq='1200 ..' -drm_freeram=2000 -drm_freeswap=2000
48</core_mbist2_long>
49
50//--------------------------------------
51// Short diags - run nightly
52
53<spc_secondary_nightly>
54
55//stb
56stb_cam_test0 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=0 -vcs_run_args=+user_cam_sel=2
57stb_cam_test6 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=6 -vcs_run_args=+user_cam_sel=2
58stb_cam_test10 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=10 -vcs_run_args=+user_cam_sel=2
59
60//dtlb
61dtlb_seq0 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=0 -vcs_run_args=+user_cam_sel=0
62dtlb_seq8 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=8 -vcs_run_args=+user_cam_sel=0
63dtlb_seq13 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=d -vcs_run_args=+user_cam_sel=0
64
65//itlb
66itlb_seq0 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=0 -vcs_run_args=+user_cam_sel=1
67itlb_seq7 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=7 -vcs_run_args=+user_cam_sel=1
68itlb_seq13 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=d -vcs_run_args=+user_cam_sel=1
69
70//err injection
71dtlb_seq0_err0 mb0_dtlb_cam_test_00_err_00.vr -vcs_run_args=+mb_enable=1
72stb_seq2_err0 mb0_stb_cam_test_02_err_00.vr -vcs_run_args=+mb_enable=1
73itlb_seq11_err0 mb0_itlb_cam_test_11_err_00.vr -vcs_run_args=+mb_enable=1
74
75</spc_secondary_nightly>
76
77<core_mbist2_fast>
78 mb1_connect sampleTest_mb1.vr -vera_build_args="VERA_SYS_DEFS=-DSPC_BENCH -DFC_SCAN_BENCH -DSPC_DFT_BENCH -DVERA_DIAGS"
79 mb2_connect sampleTest_mb2.vr -vera_build_args="VERA_SYS_DEFS=-DSPC_BENCH -DFC_SCAN_BENCH -DSPC_DFT_BENCH -DVERA_DIAGS"
80 mb0_connect sampleTest_mb0.vr -vera_build_args="VERA_SYS_DEFS=-DSPC_BENCH -DFC_SCAN_BENCH -DSPC_DFT_BENCH -DVERA_DIAGS"
81 mb2_irf_shadow mb2_irf_shadow.vr -vera_build_args="VERA_SYS_DEFS=-DSPC_BENCH -DFC_SCAN_BENCH -DSPC_DFT_BENCH -DVERA_DIAGS"
82 mb0_icd sampleTest_mb0_icd.vr -vera_build_args="VERA_SYS_DEFS=-DSPC_BENCH -DFC_SCAN_BENCH -DSPC_DFT_BENCH -DVERA_DIAGS"
83
84
85stb_cam_test1 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=1 -vcs_run_args=+user_cam_sel=2
86stb_cam_test2 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=2 -vcs_run_args=+user_cam_sel=2
87stb_cam_test3 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=3 -vcs_run_args=+user_cam_sel=2
88stb_cam_test4 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=4 -vcs_run_args=+user_cam_sel=2
89stb_cam_test5 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=5 -vcs_run_args=+user_cam_sel=2
90stb_cam_test7 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=7 -vcs_run_args=+user_cam_sel=2
91stb_cam_test8 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=8 -vcs_run_args=+user_cam_sel=2
92stb_cam_test9 mb0_user_mode_cam_err_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=9 -vcs_run_args=+user_cam_sel=2
93
94</core_mbist2_fast>
95
96<core_cambist_fast>
97
98 dtlb_seq1 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=1 -vcs_run_args=+user_cam_sel=0
99 dtlb_seq2 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=2 -vcs_run_args=+user_cam_sel=0
100 dtlb_seq3 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=3 -vcs_run_args=+user_cam_sel=0
101 dtlb_seq4 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=4 -vcs_run_args=+user_cam_sel=0
102 dtlb_seq5 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=5 -vcs_run_args=+user_cam_sel=0
103 dtlb_seq6 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=6 -vcs_run_args=+user_cam_sel=0
104 dtlb_seq7 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=7 -vcs_run_args=+user_cam_sel=0
105 dtlb_seq9 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=9 -vcs_run_args=+user_cam_sel=0
106 dtlb_seq10 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=a -vcs_run_args=+user_cam_sel=0
107 dtlb_seq11 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=b -vcs_run_args=+user_cam_sel=0
108 dtlb_seq12 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=c -vcs_run_args=+user_cam_sel=0
109
110 itlb_seq1 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=1 -vcs_run_args=+user_cam_sel=1
111 itlb_seq2 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=2 -vcs_run_args=+user_cam_sel=1
112 itlb_seq3 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=3 -vcs_run_args=+user_cam_sel=1
113 itlb_seq4 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=4 -vcs_run_args=+user_cam_sel=1
114 itlb_seq5 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=5 -vcs_run_args=+user_cam_sel=1
115 itlb_seq6 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=6 -vcs_run_args=+user_cam_sel=1
116 itlb_seq8 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=8 -vcs_run_args=+user_cam_sel=1
117 itlb_seq9 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=9 -vcs_run_args=+user_cam_sel=1
118 itlb_seq10 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=a -vcs_run_args=+user_cam_sel=1
119 itlb_seq11 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=b -vcs_run_args=+user_cam_sel=1
120 itlb_seq12 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=c -vcs_run_args=+user_cam_sel=1
121
122 stb_seq0 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=0 -vcs_run_args=+user_cam_sel=2
123 stb_seq1 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=1 -vcs_run_args=+user_cam_sel=2
124 stb_seq2 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=2 -vcs_run_args=+user_cam_sel=2
125 stb_seq3 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=3 -vcs_run_args=+user_cam_sel=2
126 stb_seq4 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=4 -vcs_run_args=+user_cam_sel=2
127 stb_seq5 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=5 -vcs_run_args=+user_cam_sel=2
128 stb_seq6 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=6 -vcs_run_args=+user_cam_sel=2
129 stb_seq7 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=7 -vcs_run_args=+user_cam_sel=2
130 stb_seq8 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=8 -vcs_run_args=+user_cam_sel=2
131 stb_seq9 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=9 -vcs_run_args=+user_cam_sel=2
132 stb_seq10 mb0_user_mode_cam_test.vr -vcs_run_args=+user_cam_mode=1 -vcs_run_args=+mb_enable=1 -vcs_run_args=+user_cam_test_sel=a -vcs_run_args=+user_cam_sel=2
133
134 // Default mode but with RAM portion shrunk down so that the engine thinks each array has only
135 // one entry (so the cam portion starts quickly).
136 cam_default_mode_fast mb0_default_mode_fast_cam_test.vr -vcs_run_args=+mb_enable=1 -drm_cpufreq='1200 ..' -drm_freeram=2000 -drm_freeswap=2000
137
138 //diags with error injection tlb:
139 itlb_seq0_err0 mb0_itlb_cam_test_00_err_00.vr -vcs_run_args=+mb_enable=1
140 dtlb_seq2_err0 mb0_dtlb_cam_test_02_err_00.vr -vcs_run_args=+mb_enable=1
141 dtlb_seq0_err1 mb0_dtlb_cam_test_00_err_01.vr -vcs_run_args=+mb_enable=1
142 dtlb_seq11_err0 mb0_dtlb_cam_test_11_err_00.vr -vcs_run_args=+mb_enable=1
143
144 //diags with error injection stb:
145 stb_seq6_err0 mb0_stb_cam_test_06_err_00.vr -vcs_run_args=+mb_enable=1
146 stb_seq7_err0 mb0_stb_cam_test_07_err_00.vr -vcs_run_args=+mb_enable=1
147
148</core_cambist_fast>
149
150</spc_secondary_all>
151
152</runargs>
153</core_mbist2>
154</spc2_mbist2>
155
156