projects / OpenSPARC-T2-DV / blame
? search:
summary | tags | clone url | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / common / coverage / ncu / ncu_ras_intf_sample.vrhpal
CommitLineData
86530b38
AT		 1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: ncu_ras_intf_sample.vrhpal
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35#ifndef IOS_COVERAGE
36sample mcu_ncu_ras_intf_cov (mcu_err)
37{
38 wildcard state MCU0_FBR ( 8'bxxxxxxx1);
39 wildcard state MCU0_ECC ( 8'bxxxxxx1x);
40 wildcard state MCU1_FBR ( 8'bxxxxx1xx);
41 wildcard state MCU1_ECC ( 8'bxxxx1xxx);
42 wildcard state MCU2_FBR ( 8'bxxx1xxxx);
43 wildcard state MCU2_ECC ( 8'bxx1xxxxx);
44 wildcard state MCU3_FBR ( 8'bx1xxxxxx);
45 wildcard state MCU3_ECC ( 8'b1xxxxxxx);
46
47}
48
49sample mcu_ncu_ras_intfi_cov (mcu_erri)
50{
51 wildcard state MCU0_FBRI ( 8'bxxxxxxx1);
52 wildcard state MCU0_ECCI ( 8'bxxxxxx1x);
53 wildcard state MCU1_FBRI ( 8'bxxxxx1xx);
54 wildcard state MCU1_ECCI ( 8'bxxxx1xxx);
55 wildcard state MCU2_FBRI ( 8'bxxx1xxxx);
56 wildcard state MCU2_ECCI ( 8'bxx1xxxxx);
57 wildcard state MCU3_FBRI ( 8'bx1xxxxxx);
58 wildcard state MCU3_ECCI ( 8'b1xxxxxxx);
59
60}
61#endif // ios_coverage
62
63sample ncu_ras_siisyn_etag (ncu_ras_cov.siisyn)
64{
65 state ETAG0 ( 4'b1000);
66 state ETAG1 ( 4'b1001);
67 state ETAG2 ( 4'b1100);
68 state ETAG3 ( 4'b1101);
69 state ETAG4 ( 4'b1110);
70 state ETAG5 ( 4'b1111);
71}
72sample ncu_ras_ncusyn_rctp (ncu_ras_cov.ncusyn)
73{
74 wildcard state RCTP1 ( 11'b101xxxxxxxx);
75 wildcard state RCTP2 ( 11'b10x1xxxxxxx);
76 wildcard state RCTP3 ( 11'b10xx1xxxxxx);
77 wildcard state RCTP4 ( 11'b10xxx1xxxxx);
78 wildcard state RCTP5 ( 11'b101111xxxxx);
79}
80sample ncu_ras_ncusyn_etag (ncu_ras_cov.ncusyn)
81{
82 wildcard state ETAG0 ( 11'b11xxxx01110);
83 wildcard state ETAG1 ( 11'b10xxxx10001);
84 wildcard state ETAG2 ( 11'b10xxxx10010);
85 wildcard state ETAG3 ( 11'b10xxxx10011);
86 wildcard state ETAG4 ( 11'b10xxxx10101);
87 wildcard state ETAG5 ( 11'b10xxxx10001);
88 wildcard state ETAG6 ( 11'b11xxxx10110);
89}
90
91
92sample niu_ras_intf_cov (niu_err)
93{
94 wildcard state NIU_D_PE ( 3'bxx1);
95 wildcard state NIU_CTAG_Ce ( 3'bx1x);
96 wildcard state NIU_CTAG_Ue ( 3'b1xx);
97
98}
99sample niu_ras_intfi_cov (niu_erri)
100{
101 wildcard state NIU_D_PEI ( 3'bxx1);
102 wildcard state NIU_CTAG_CeI ( 3'bx1x);
103 wildcard state NIU_CTAG_UeI ( 3'b1xx);
104}
105sample siu_ras_intf_cov (siu_err)
106{
107 wildcard state sii_niua_pe ( 11'bxxxxxxxxxx1);
108 wildcard state sii_niuctag_ue ( 11'bxxxxxxxxx1x);
109 wildcard state sii_niuctag_ce ( 11'bxxxxxxxx1xx);
110 wildcard state sii_niud_pe ( 11'bxxxxxxx1xxx);
111 wildcard state sii_dmua_pe ( 11'bxxxxxx1xxxx);
112 wildcard state sii_dmuctag_ue ( 11'bxxxxx1xxxxx);
113 wildcard state sii_dmuctag_ce ( 11'bxxxx1xxxxxx);
114 wildcard state sii_dmud_pe ( 11'bxxx1xxxxxxx);
115 wildcard state sio_ctag_ue ( 11'bxx1xxxxxxxx);
116 wildcard state sio_ctag_ce ( 11'bx1xxxxxxxxx);
117// wildcard state sio_d_pe ( 11'b1xxxxxxxxxx);
118
119}
120sample soc_err_reportErr_syndLogged_esr (siu_err)
121{
122 wildcard state sii_niua_pe ( 11'bxxxxxxxxxx1) if (ncu_ras_cov.siisyn_v) ;
123 wildcard state sii_niuctag_ue ( 11'bxxxxxxxxx1x) if (ncu_ras_cov.siisyn_v);
124 wildcard state sii_niud_pe ( 11'bxxxxxxx1xxx) if (ncu_ras_cov.siisyn_v);
125 wildcard state sii_dmua_pe ( 11'bxxxxxx1xxxx) if (ncu_ras_cov.siisyn_v);
126 wildcard state sii_dmuctag_ue ( 11'bxxxxx1xxxxx) if (ncu_ras_cov.siisyn_v);
127 wildcard state sii_dmud_pe ( 11'bxxx1xxxxxxx) if (ncu_ras_cov.siisyn_v);
128
129}
130sample siu_ras_intfi_cov (siu_erri)
131{
132 wildcard state sii_niua_pei ( 11'bxxxxxxxxxx1);
133 wildcard state sii_niuctag_uei ( 11'bxxxxxxxxx1x);
134 wildcard state sii_niuctag_cei ( 11'bxxxxxxxx1xx);
135 wildcard state sii_niud_pei ( 11'bxxxxxxx1xxx);
136 wildcard state sii_dmua_pei ( 11'bxxxxxx1xxxx);
137 wildcard state sii_dmuctag_uei ( 11'bxxxxx1xxxxx);
138 wildcard state sii_dmuctag_cei ( 11'bxxxx1xxxxxx);
139 wildcard state sii_dmud_pei ( 11'bxxx1xxxxxxx);
140 wildcard state sio_ctag_uei ( 11'bxx1xxxxxxxx);
141 wildcard state sio_ctag_cei ( 11'bx1xxxxxxxxx);
142 wildcard state sio_d_pei ( 11'b1xxxxxxxxxx);
143
144}
145
146
147sample dmu_ras_intf_cov (dmu_err)
148{
149 wildcard state dmu_ie ( 6'bxxxxx1);
150 wildcard state dmu_ncucr_pe ( 6'bxxxx1x);
151 wildcard state dmu_siicr_pe ( 6'bxxx1xx);
152 wildcard state dmu_d_pe ( 6'bxx1xxx);
153 wildcard state dmu_ctag_ce ( 6'bx1xxxx);
154 wildcard state dmu_ctag_ue ( 6'b1xxxxx);
155}
156
157sample dmu_ras_intfi_cov (dmu_erri)
158{
159 wildcard state dmu_iei ( 6'bxxxxx1);
160 wildcard state dmu_ncucr_pei ( 6'bxxxx1x);
161 wildcard state dmu_siicr_pei ( 6'bxxx1xx);
162 wildcard state dmu_d_pei ( 6'bxx1xxx);
163 wildcard state dmu_ctag_cei ( 6'bx1xxxx);
164 wildcard state dmu_ctag_uei ( 6'b1xxxxx);
165}
166
167sample ncu_ras_data_pe_cov (ncu_data_pe)
168{
169 wildcard state mondo ( 2'bx1);
170 wildcard state pio ( 2'b1x);
171}
172
173sample ncu_ras_ctag_ce_cov (ncu_ctag_ce)
174{
175 wildcard state mondo ( 2'bx1);
176 wildcard state pio ( 2'b1x);
177}
178
179sample ncu_ras_ctag_ue_cov (ncu_ctag_ue)
180{
181 wildcard state mondo ( 2'bx1);
182 wildcard state pio ( 2'b1x);
183}
184
185sample soc_err_errsteering_reg (ncu_ras_cov.ncu_ras_steering)
186{
187 m_state THREAD (0:63);
188}
189sample soc_err_fee (ncu_ras_cov.ncu_ras_fee)
190{
191 wildcard state ERR_TYPE0 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1);
192 wildcard state ERR_TYPE1 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1x);
193 wildcard state ERR_TYPE2 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xx);
194 wildcard state ERR_TYPE3 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx);
195 wildcard state ERR_TYPE4 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxx);
196 wildcard state ERR_TYPE5 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxx);
197 wildcard state ERR_TYPE6 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxx);
198 wildcard state ERR_TYPE7 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxx);
199 wildcard state ERR_TYPE8 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxx);
200 wildcard state ERR_TYPE9 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxx);
201 wildcard state ERR_TYPE10 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxx);
202 wildcard state ERR_TYPE11 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx);
203 wildcard state ERR_TYPE12 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx);
204 wildcard state ERR_TYPE13 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx);
205 wildcard state ERR_TYPE14 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx);
206 wildcard state ERR_TYPE15 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxx);
207 wildcard state ERR_TYPE16 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxx);
208 wildcard state ERR_TYPE17 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx);
209 wildcard state ERR_TYPE18 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx);
210 wildcard state ERR_TYPE19 ( 43'bxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxx);
211 wildcard state ERR_TYPE20 ( 43'bxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxx);
212 wildcard state ERR_TYPE21 ( 43'bxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxx);
213 wildcard state ERR_TYPE22 ( 43'bxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx);
214 wildcard state ERR_TYPE23 ( 43'bxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx);
215 wildcard state ERR_TYPE25 ( 43'bxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx);
216 wildcard state ERR_TYPE26 ( 43'bxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx);
217 wildcard state ERR_TYPE27 ( 43'bxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxx);
218 wildcard state ERR_TYPE28 ( 43'bxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxx);
219 wildcard state ERR_TYPE29 ( 43'bxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxx);
220 wildcard state ERR_TYPE31 ( 43'bxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx);
221 wildcard state ERR_TYPE32 ( 43'bxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx);
222 wildcard state ERR_TYPE34 ( 43'bxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx);
223 wildcard state ERR_TYPE35 ( 43'bxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx);
224 wildcard state ERR_TYPE37 ( 43'bxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx);
225 wildcard state ERR_TYPE38 ( 43'bxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx);
226 wildcard state ERR_TYPE40 ( 43'bxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx);
227 wildcard state ERR_TYPE41 ( 43'bx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx);
228 wildcard state ERR_TYPE42 ( 43'b1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx);
229}
230
231sample soc_err_simult_esr (ncu_ras_esr_err_cnt_flag)
232{
233 state MUL_ESR2 (1'b1) if (ncu_ras_esr_err_cnt>=2);
234 state MUL_ESR5 (1'b1) if (ncu_ras_esr_err_cnt>=5);
235 state MUL_ESR10 (1'b1) if (ncu_ras_esr_err_cnt>=10);
236 state MUL_ESR20 (1'b1) if (ncu_ras_esr_err_cnt>=20);
237}
238sample soc_err_reportErr_esrLogged (ncu_ras_cov.ncu_ras_esr)
239{
240 wildcard state ERR_TYPE0 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1) if (ncu_ras_cov.rasesr_v);
241 wildcard state ERR_TYPE1 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1x) if (ncu_ras_cov.rasesr_v);
242 wildcard state ERR_TYPE2 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xx) if (ncu_ras_cov.rasesr_v);
243 wildcard state ERR_TYPE3 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx) if (ncu_ras_cov.rasesr_v);
244 wildcard state ERR_TYPE4 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxx) if (ncu_ras_cov.rasesr_v);
245 wildcard state ERR_TYPE5 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxx) if (ncu_ras_cov.rasesr_v);
246 wildcard state ERR_TYPE6 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxx) if (ncu_ras_cov.rasesr_v);
247 wildcard state ERR_TYPE7 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxx) if (ncu_ras_cov.rasesr_v);
248 wildcard state ERR_TYPE8 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxx) if (ncu_ras_cov.rasesr_v);
249 wildcard state ERR_TYPE9 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxx) if (ncu_ras_cov.rasesr_v);
250 wildcard state ERR_TYPE10 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
251 wildcard state ERR_TYPE11 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
252 wildcard state ERR_TYPE12 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
253 wildcard state ERR_TYPE13 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
254 wildcard state ERR_TYPE14 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
255 wildcard state ERR_TYPE15 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
256 wildcard state ERR_TYPE16 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
257 wildcard state ERR_TYPE17 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
258 wildcard state ERR_TYPE18 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
259 wildcard state ERR_TYPE19 ( 43'bxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
260 wildcard state ERR_TYPE20 ( 43'bxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
261 wildcard state ERR_TYPE21 ( 43'bxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
262 wildcard state ERR_TYPE22 ( 43'bxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
263 wildcard state ERR_TYPE23 ( 43'bxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
264 wildcard state ERR_TYPE25 ( 43'bxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
265 wildcard state ERR_TYPE26 ( 43'bxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
266 wildcard state ERR_TYPE27 ( 43'bxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
267 wildcard state ERR_TYPE28 ( 43'bxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
268 wildcard state ERR_TYPE29 ( 43'bxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
269 wildcard state ERR_TYPE31 ( 43'bxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
270 wildcard state ERR_TYPE32 ( 43'bxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
271 wildcard state ERR_TYPE34 ( 43'bxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
272 wildcard state ERR_TYPE35 ( 43'bxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
273 wildcard state ERR_TYPE37 ( 43'bxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
274 wildcard state ERR_TYPE38 ( 43'bxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
275 wildcard state ERR_TYPE40 ( 43'bxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
276 wildcard state ERR_TYPE41 ( 43'bx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
277 wildcard state ERR_TYPE42 ( 43'b1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ncu_ras_cov.rasesr_v);
278}
279sample soc_err_reportErr_PER_on (ncu_ras_cov.rasper_v)
280{
281 state MUL_ERR_PERON (1'b1) if (ncu_ras_esr_err_cnt>=2);
282}
283
284sample soc_err_signal_ele_off (raserr_in_ele_off)
285{
286 wildcard state ERR_TYPE0 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1) ;
287 wildcard state ERR_TYPE1 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1x) ;
288 wildcard state ERR_TYPE2 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xx) ;
289 wildcard state ERR_TYPE3 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx) ;
290 wildcard state ERR_TYPE4 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxx) ;
291 wildcard state ERR_TYPE5 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxx) ;
292 wildcard state ERR_TYPE6 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxx) ;
293 wildcard state ERR_TYPE7 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxx) ;
294 wildcard state ERR_TYPE8 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxx) ;
295 wildcard state ERR_TYPE9 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxx) ;
296 wildcard state ERR_TYPE10 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxx) ;
297 wildcard state ERR_TYPE11 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx) ;
298 wildcard state ERR_TYPE12 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx) ;
299 wildcard state ERR_TYPE13 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx) ;
300 wildcard state ERR_TYPE14 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx) ;
301 wildcard state ERR_TYPE15 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxx) ;
302 wildcard state ERR_TYPE16 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxx) ;
303 wildcard state ERR_TYPE17 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx) ;
304 wildcard state ERR_TYPE18 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx) ;
305 wildcard state ERR_TYPE19 ( 43'bxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxx) ;
306 wildcard state ERR_TYPE20 ( 43'bxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxx) ;
307 wildcard state ERR_TYPE21 ( 43'bxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxx) ;
308 wildcard state ERR_TYPE22 ( 43'bxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx) ;
309 wildcard state ERR_TYPE23 ( 43'bxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx) ;
310 wildcard state ERR_TYPE25 ( 43'bxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx) ;
311 wildcard state ERR_TYPE26 ( 43'bxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx) ;
312 wildcard state ERR_TYPE27 ( 43'bxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
313 wildcard state ERR_TYPE28 ( 43'bxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
314 wildcard state ERR_TYPE29 ( 43'bxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
315 wildcard state ERR_TYPE31 ( 43'bxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
316 wildcard state ERR_TYPE32 ( 43'bxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
317 wildcard state ERR_TYPE34 ( 43'bxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
318 wildcard state ERR_TYPE35 ( 43'bxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
319 wildcard state ERR_TYPE37 ( 43'bxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
320 wildcard state ERR_TYPE38 ( 43'bxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
321 wildcard state ERR_TYPE40 ( 43'bxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
322 wildcard state ERR_TYPE41 ( 43'bx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
323 wildcard state ERR_TYPE42 ( 43'b1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
324}
325sample soc_err_signal_eie_off (raserr_in_eie_off)
326{
327 wildcard state ERR_TYPE0 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1) ;
328 wildcard state ERR_TYPE1 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1x) ;
329 wildcard state ERR_TYPE2 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xx) ;
330 wildcard state ERR_TYPE3 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx) ;
331 wildcard state ERR_TYPE4 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxx) ;
332 wildcard state ERR_TYPE5 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxx) ;
333 wildcard state ERR_TYPE6 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxx) ;
334 wildcard state ERR_TYPE7 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxx) ;
335 wildcard state ERR_TYPE8 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxx) ;
336 wildcard state ERR_TYPE9 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxx) ;
337 wildcard state ERR_TYPE10 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxx) ;
338 wildcard state ERR_TYPE11 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx) ;
339 wildcard state ERR_TYPE12 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx) ;
340 wildcard state ERR_TYPE13 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx) ;
341 wildcard state ERR_TYPE14 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx) ;
342 wildcard state ERR_TYPE15 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxx) ;
343 wildcard state ERR_TYPE16 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxx) ;
344 wildcard state ERR_TYPE17 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx) ;
345 wildcard state ERR_TYPE18 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx) ;
346 wildcard state ERR_TYPE19 ( 43'bxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxx) ;
347 wildcard state ERR_TYPE20 ( 43'bxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxx) ;
348 wildcard state ERR_TYPE21 ( 43'bxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxx) ;
349 wildcard state ERR_TYPE22 ( 43'bxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx) ;
350 wildcard state ERR_TYPE23 ( 43'bxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx) ;
351 wildcard state ERR_TYPE25 ( 43'bxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx) ;
352 wildcard state ERR_TYPE26 ( 43'bxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx) ;
353 wildcard state ERR_TYPE27 ( 43'bxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
354 wildcard state ERR_TYPE28 ( 43'bxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
355 wildcard state ERR_TYPE29 ( 43'bxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
356 wildcard state ERR_TYPE31 ( 43'bxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
357 wildcard state ERR_TYPE32 ( 43'bxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
358 wildcard state ERR_TYPE34 ( 43'bxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
359 wildcard state ERR_TYPE35 ( 43'bxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
360 wildcard state ERR_TYPE37 ( 43'bxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
361 wildcard state ERR_TYPE38 ( 43'bxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
362 wildcard state ERR_TYPE40 ( 43'bxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
363 wildcard state ERR_TYPE41 ( 43'bx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
364 wildcard state ERR_TYPE42 ( 43'b1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
365}
366sample soc_err_signal_fee_off (raserr_in_fee_off)
367{
368 wildcard state ERR_TYPE0 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1) ;
369 wildcard state ERR_TYPE1 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1x) ;
370 wildcard state ERR_TYPE2 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xx) ;
371 wildcard state ERR_TYPE3 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx) ;
372 wildcard state ERR_TYPE4 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxx) ;
373 wildcard state ERR_TYPE5 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxx) ;
374 wildcard state ERR_TYPE6 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxx) ;
375 wildcard state ERR_TYPE7 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxx) ;
376 wildcard state ERR_TYPE8 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxx) ;
377 wildcard state ERR_TYPE9 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxx) ;
378 wildcard state ERR_TYPE10 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxx) ;
379 wildcard state ERR_TYPE11 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx) ;
380 wildcard state ERR_TYPE12 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx) ;
381 wildcard state ERR_TYPE13 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx) ;
382 wildcard state ERR_TYPE14 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx) ;
383 wildcard state ERR_TYPE15 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxx) ;
384 wildcard state ERR_TYPE16 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxx) ;
385 wildcard state ERR_TYPE17 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx) ;
386 wildcard state ERR_TYPE18 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx) ;
387 wildcard state ERR_TYPE19 ( 43'bxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxx) ;
388 wildcard state ERR_TYPE20 ( 43'bxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxx) ;
389 wildcard state ERR_TYPE21 ( 43'bxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxx) ;
390 wildcard state ERR_TYPE22 ( 43'bxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx) ;
391 wildcard state ERR_TYPE23 ( 43'bxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx) ;
392 wildcard state ERR_TYPE25 ( 43'bxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx) ;
393 wildcard state ERR_TYPE26 ( 43'bxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx) ;
394 wildcard state ERR_TYPE27 ( 43'bxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
395 wildcard state ERR_TYPE28 ( 43'bxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
396 wildcard state ERR_TYPE29 ( 43'bxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
397 wildcard state ERR_TYPE31 ( 43'bxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
398 wildcard state ERR_TYPE32 ( 43'bxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
399 wildcard state ERR_TYPE34 ( 43'bxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
400 wildcard state ERR_TYPE35 ( 43'bxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
401 wildcard state ERR_TYPE37 ( 43'bxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
402 wildcard state ERR_TYPE38 ( 43'bxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
403 wildcard state ERR_TYPE40 ( 43'bxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
404 wildcard state ERR_TYPE41 ( 43'bx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
405 wildcard state ERR_TYPE42 ( 43'b1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) ;
406}
407sample soc_err_simulterr_signal (multi_err_sign_reg)
408{
409 wildcard state MUL_MCU_2Err ( 21'bxxxxxxxxxxxxxxxxxxxx1) ;
410 wildcard state MUL_MCU_M2Err ( 21'bxxxxxxxxxxxxxxxxxxx1x) ;
411 wildcard state MUL_MCU_M5Err ( 21'bxxxxxxxxxxxxxxxxxx1xx) ;
412
413 wildcard state MUL_NIU_2Err ( 21'bxxxxxxxxxxxxxxxxx1xxx) ;
414 wildcard state MUL_NIU_M2Err ( 21'bxxxxxxxxxxxxxxxx1xxxx) ;
415 wildcard state MUL_NIU_M5Err ( 21'bxxxxxxxxxxxxxxx1xxxxx) ;
416
417 wildcard state MUL_SIU_2Err ( 21'bxxxxxxxxxxxxxx1xxxxxx) ;
418 wildcard state MUL_SIU_M2Err ( 21'bxxxxxxxxxxxxx1xxxxxxx) ;
419 wildcard state MUL_SIU_M5Err ( 21'bxxxxxxxxxxxx1xxxxxxxx) ;
420
421 wildcard state MUL_DMU_2Err ( 21'bxxxxxxxxxxx1xxxxxxxxx) ;
422 wildcard state MUL_DMU_M2Err ( 21'bxxxxxxxxxx1xxxxxxxxxx) ;
423 wildcard state MUL_DMU_M5Err ( 21'bxxxxxxxxx1xxxxxxxxxxx) ;
424
425 wildcard state MUL_NCU_2Err ( 21'bxxxxxxxx1xxxxxxxxxxxx) ;
426 wildcard state MUL_NCU_M2Err ( 21'bxxxxxxx1xxxxxxxxxxxxx) ;
427 wildcard state MUL_NCU_M5Err ( 21'bxxxxxx1xxxxxxxxxxxxxx) ;
428
429 wildcard state MUL_UE_2Err ( 21'bxxxxxx1xxxxxxxxxxxxxx) ;
430 wildcard state MUL_UE_M2Err ( 21'bxxxxx1xxxxxxxxxxxxxxx) ;
431 wildcard state MUL_UE_M5Err ( 21'bxxxx1xxxxxxxxxxxxxxxx) ;
432
433}
434
435sample soc_err_simulterr_ce_signal (multi_err_sign_reg)
436{
437 wildcard state MUL_CE_2Err ( 21'bxxx1xxxxxxxxxxxxxxxxx) ;
438 wildcard state MUL_CE_M2Err ( 21'bxx1xxxxxxxxxxxxxxxxxx) ;
439 wildcard state MUL_CE_M5Err ( 21'bx1xxxxxxxxxxxxxxxxxxx) ;
440}
441sample soc_ras_err_reg_tr (ncu_ras_cov.ncu_ras_esr)
442{
443 wildcard state ERR_TYPE0 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1) if (ras_tran_syn);
444 wildcard state ERR_TYPE1 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1x) if (ras_tran_syn);
445 wildcard state ERR_TYPE2 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xx) if (ras_tran_syn);
446 wildcard state ERR_TYPE3 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxx) if (ras_tran_syn);
447 wildcard state ERR_TYPE4 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxx) if (ras_tran_syn);
448 wildcard state ERR_TYPE5 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxx) if (ras_tran_syn);
449 wildcard state ERR_TYPE6 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxx) if (ras_tran_syn);
450 wildcard state ERR_TYPE7 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxx) if (ras_tran_syn);
451 wildcard state ERR_TYPE8 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxx) if (ras_tran_syn);
452 wildcard state ERR_TYPE9 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxx) if (ras_tran_syn);
453 wildcard state ERR_TYPE10 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxx) if (ras_tran_syn);
454 wildcard state ERR_TYPE11 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx) if (ras_tran_syn);
455 wildcard state ERR_TYPE12 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx) if (ras_tran_syn);
456 wildcard state ERR_TYPE13 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxx) if (ras_tran_syn);
457 wildcard state ERR_TYPE14 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx) if (ras_tran_syn);
458 wildcard state ERR_TYPE15 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxx) if (ras_tran_syn);
459 wildcard state ERR_TYPE16 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxx) if (ras_tran_syn);
460 wildcard state ERR_TYPE17 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx) if (ras_tran_syn);
461 wildcard state ERR_TYPE18 ( 43'bxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
462 wildcard state ERR_TYPE19 ( 43'bxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
463 wildcard state ERR_TYPE20 ( 43'bxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
464 wildcard state ERR_TYPE21 ( 43'bxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
465 wildcard state ERR_TYPE22 ( 43'bxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
466 wildcard state ERR_TYPE23 ( 43'bxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
467 wildcard state ERR_TYPE25 ( 43'bxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
468 wildcard state ERR_TYPE26 ( 43'bxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
469 wildcard state ERR_TYPE27 ( 43'bxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
470 wildcard state ERR_TYPE28 ( 43'bxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
471 wildcard state ERR_TYPE29 ( 43'bxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
472 wildcard state ERR_TYPE31 ( 43'bxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
473 wildcard state ERR_TYPE32 ( 43'bxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
474 wildcard state ERR_TYPE34 ( 43'bxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
475 wildcard state ERR_TYPE35 ( 43'bxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
476 wildcard state ERR_TYPE37 ( 43'bxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
477 wildcard state ERR_TYPE38 ( 43'bxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
478 wildcard state ERR_TYPE40 ( 43'bxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
479 wildcard state ERR_TYPE41 ( 43'bx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
480 wildcard state ERR_TYPE42 ( 43'b1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) if (ras_tran_syn);
481}
482
483sample ncu_rst_intf_fatal_err_sig (ncu_ras_cov.ncu_rst_fatal_error)
484{
485 state FATAL_ERR (1'b1);
486}
Full OpenSPARC design & verification tarball including full HDL.