Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: axis_trap_top.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | module axis_trap_top(pc_dmp_sz); | |
36 | input [21:0] pc_dmp_sz; | |
37 | ||
38 | //`include "defines.vh" | |
39 | //`include "nas.vh" | |
40 | ||
41 | // wires for asm user events | |
42 | //`include "asmEventsProbes.vh" | |
43 | ||
44 | //---------------------------------------------------------- | |
45 | // Instantiate 1-8 cores | |
46 | `ifdef CORE_0 | |
47 | axis_trap_core0 c0 (3'h0,pc_dmp_sz); | |
48 | `endif | |
49 | `ifdef CORE_1 | |
50 | axis_trap_core1 c1 (3'h1,pc_dmp_sz); | |
51 | `endif | |
52 | `ifdef CORE_2 | |
53 | axis_trap_core2 c2 (3'h2,pc_dmp_sz); | |
54 | `endif | |
55 | `ifdef CORE_3 | |
56 | axis_trap_core3 c3 (3'h3,pc_dmp_sz); | |
57 | `endif | |
58 | `ifdef CORE_4 | |
59 | axis_trap_core4 c4 (3'h4,pc_dmp_sz); | |
60 | `endif | |
61 | `ifdef CORE_5 | |
62 | axis_trap_core5 c5 (3'h5,pc_dmp_sz); | |
63 | `endif | |
64 | `ifdef CORE_6 | |
65 | axis_trap_core6 c6 (3'h6,pc_dmp_sz); | |
66 | `endif | |
67 | `ifdef CORE_7 | |
68 | axis_trap_core7 c7 (3'h7,pc_dmp_sz); | |
69 | `endif | |
70 | ||
71 | //---------------------------------------------------------- | |
72 | endmodule | |
73 | //---------------------------------------------------------- | |
74 | //---------------------------------------------------------- |