projects / OpenSPARC-T2-DV / blame
? search:
summary | tags | clone url | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / config / peu_common.config
CommitLineData
86530b38
AT		 1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: peu_common.config
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35#ifdef AXIS_BUILD
36 -config_rtl=AXIS
37 -sunv_args=-keepSectionSym=AXIS_SMEM
38 -sunv_args=-keepSectionSym=EMUL_COSIM
39 -axis_build_args="-scope n2_ccm -map_udp "
40 -vcs_build_args=+tran
41 -vcs_build_args=+tran_force
42 -vcs_build_args=+dutexcl+delay_n+delay_n_w_stalling
43 -vcs_build_args=" -pl -R/import/freetools/local/gcc/3.3.2/lib "
44 -vcs_build_args=" /import/freetools/local/gcc/3.3.2/lib/libstdc++.so"
45 -vcs_build_args=" /import/freetools/local/gcc/3.3.2/lib/libgcc_s.so "
46#endif
47
48 -asm_diag_root=$DV_ROOT/verif/diag
49 -vera_diag_root=$DV_ROOT/verif/diag
50 -vera_config_root=$DV_ROOT/verif
51 -image_diag_root=$DV_ROOT/verif
52 -wait_cycle_to_kill=10
53 -post_process_cmd="regreport -1 > status.log"
54 -model=peu
55 -flist=$DV_ROOT/verif/env/ilu_peu/ilu_peu_daemon.flist
56 -flist=$DV_ROOT/verif/env/ilu_peu/ilu_peu_verif.flist
57 -config_rtl=NO_DMC
58 -config_rtl=NO_DSN
59 -config_rtl=NO_MB0
60 -config_rtl=NO_CB0
61 -vera_vcon_file=ilu_peu_top.vcon
62 -env_base=$DV_ROOT/verif/env/ilu_peu
63 -drm_disk=[/export/home/bw=30]
64 -drm_type=vcs
65 -drm_freeram=1500
66 -drm_freeprocessor=1.0
67 SUNVFORCEOPTS
68 -sunv_args=-topcell=cpu
69 -sunv_args=-define=SIM
70 -sunv_args=-define=LIB
71 -sunv_args=-define=INITLATZERO
72 -sunv_use_nonprim
73 -sunv_nonprim_list=$DV_ROOT/verif/env/ilu_peu/nonprimitive.list
74 -sunv_args=-excludecell=dmu
75 -sunv_args=-excludecell=peu
76 -sunv_args=-excludecell=psr
77 -sunv_args=-excludepreload
78 -sunv_args=-out=cpu.v
79 -sunv_args=-path=SUNV_RTL_PATH
80//Int 6 -sunv_args=-preload=LIBFILE1
81//Int 6 -sunv_args=-preload=LIBFILE2
82//Int 6 -sunv_args=-preload=LIBFILE3
83//Int 6 -sunv_args=-preload=LIBFILE4
84//Int 6 -sunv_args=-preload=LIBFILE5
85//Int 6 -sunv_args=-preload=SUNVLIB
86 -sunv_args=-preload=SUNVLIBS_SUNV
87 -sunv_args=-perlinclude=SUNVPERLINC
88 -sunv_args=-showCompiledOutCode=off
89 -vlint_top=peu
90// Skip encrypted code
91 -vlint_args=-skip_all_protect
92 -vlint_args=-merge_bus_repor
93 -vlint_args=-turn_unspecified_off
94 -vlint_args=-binary
95 -vlint_args=-vlint
96 -vlint_args=-depth 999
97 -vlint_args=-vr $DV_ROOT/verif/env/config/asic_vlint.rc
98 -vlint_args=-turn_unspecified_off
99//Int 6 -vlint_args=-v LIBFILE1
100//Int 6 -vlint_args=-v LIBFILE2
101//Int 6 -vlint_args=-v LIBFILE3
102//Int 6 -vlint_args=-v LIBFILE4
103//Int 6 -vlint_args=-v LIBFILE5
104//Int 6 -vlint_args=-v SUNVLIB
105 -vlint_args=SUNVLIBS_OTHER
106 -vlint_args=-binary_only
107 -illust_run
108 -illust_args=-b -c $DV_ROOT/verif/env/config/filter_vlint.rc
109 -zeroIn_build_args=-d cpu
110#ifdef AXIS_BUILD
111 -zeroIn_build_args=-sim axis
112#else
113 -zeroIn_build_args=-sim vcs
114// -added for AXIS build and caused regressions to fail investigate later
115// -zeroIn_build_args=-exit_on_directive_errors
116#endif
117 -zeroIn_build_args=-ctrl $DV_ROOT/verif/env/ilu_peu/ilu_peu_zeroIn_cfg.v
118 -zeroIn_build_args=-ctrl $DV_ROOT/verif/env/common/verilog/checkers/0in_checkers.v
119 -zeroIn_build_args=-rcd
120//Int 6 -zeroIn_build_args=-v LIBFILE1
121//Int 6 -zeroIn_build_args=-v LIBFILE2
122//Int 6 -zeroIn_build_args=-v LIBFILE3
123//Int 6 -zeroIn_build_args=-v LIBFILE4
124//Int 6 -zeroIn_build_args=-v LIBFILE5
125//Int 6 -zeroIn_build_args=-v SUNVLIB
126 -zeroIn_build_args=SUNVLIBS_OTHER
127 -zeroIn_build_args=+define+NO_DMC+NO_DSN+NO_MB0+NO_CB0
128 -zeroIn_build_args=+define+CPU=tb_top.cpu
129// -zeroIn_build_args=-exit_on_directive_errors
130// -zeroIn_build_args=-fastmod
131// -zeroIn_build_args="-fastsim turbo"
132 -zeroIn_build_args=+error+command-19
133 -zeroIn_build_args=+error+command-46
134 -zeroIn_build_args=+error+command-6
135 -zeroIn_build_args=+error+command-7
136#ifdef AXIS_BUILD
137 -vcs_build_args=-P $VERA_HOME/lib/vera_pli.tab
138 -vcs_build_args=$VERA_HOME/lib/libSysSciTask.a
139 -vcs_build_args=-pl -lsocket -pl -lnsl -pl -lintl -pl -ldl
140 -vcs_build_args=+v2000
141 -vcs_build_args=+timescale+1ns/1ns
142#else
143 -vcs_build_args=-Mupdate
144// -vcs_build_args=-ld /net/suntools/export/tools/sparc/bin/g++
145 VCS_BUILD_WITH_GPP
146 -vcs_build_args=-lstdc++
147 -vcs_build_args=+v2k
148 -vcs_build_args=-vera
149 -vcs_build_args=+nospecify +notimingcheck
150// Added 12/11/04
151 -vcs_build_args=+rad
152#endif
153// AT 11/11/04: Added the following line to pick up cl_dp1_l1hdr_8x behv model.
154 -vcs_build_args=+define+LIB
155//Int 6 -vcs_build_args=-v LIBFILE1
156//Int 6 -vcs_build_args=-v LIBFILE2
157//Int 6 -vcs_build_args=-v LIBFILE3
158//Int 6 -vcs_build_args=-v LIBFILE4
159//Int 6 -vcs_build_args=-v LIBFILE5
160//Int 6 -vcs_build_args=-v SUNVLIB
161 -vcs_build_args=SUNVLIBS_OTHER
162 -vcs_build_args=+define+NO_DMC+NO_DSN+NO_MB0+NO_CB0
163 -vcs_build_args=-P $DV_ROOT/verif/env/fnx/clib/report/report.tab
164// Fullchip changes 4/25/05
165// -vcs_build_args=$DV_ROOT/verif/env/fnx/clib/report/report.a
166 -vcs_build_args=vera/report.a
167// Fullchip changes 4/25/05
168// -vcs_build_args=-P $DV_ROOT/verif/env/fnx/clib/DenaliPCIE/denali_pcie.tab
169// -vcs_build_args=$DV_ROOT/verif/env/fnx/clib/DenaliPCIE/denali_pcie.o
170// -vcs_build_args=-P vera/denali_pcie.tab
171 -vcs_build_args=-P $DENALI/verilog/pli.tab
172 -vcs_build_args=$DENALI/verilog/denverlib.o
173 -vcs_run_args=+vera_disable_final_report
174 -vcs_run_args=+vera_exit_on_error
175 -vcs_run_args=+vera_semaphore_size=64000
176 -vcs_run_args=+vera_mailbox_size=64000
177// Fullchip changes 4/25/05
178// -vcs_run_args=+vera_directc=$DV_ROOT/verif/env/fnx/clib/DenaliPCIE/denali_pcie.dl:/import/vcs-release/vera,`configsrch vera`/5.x/lib/libdenaliddv.so
179 -vcs_run_args=+vera_directc=$VERA_LIBDIR/denali_pcie.dl:/import/vcs-release/vera,`configsrch vera`/5.x/lib/libdenaliddv.so
180// for dispmon
181 -vcs_build_args="-P $DV_ROOT/verif/env/common/pli/monitor/monitor_pli.tab"
182 -vcs_build_args=$DV_ROOT/verif/env/common/pli/monitor/libmonitor_pli.a
183 -vcs_build_args="-P $DV_ROOT/verif/env/common/pli/socket/socket_pli.tab"
184 -vcs_build_args=$DV_ROOT/verif/env/common/pli/socket/libsocket_pli.a
185// for vcm
186 -vcs_cm_config=$DV_ROOT/verif/env/ilu_peu/peu.cm_config
Full OpenSPARC design & verification tarball including full HDL.