projects / OpenSPARC-T2-DV / blame
? search:
summary | tags | clone url | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / config / tcu.config
CommitLineData
86530b38
AT		 1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: tcu.config
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35#include "defaults.config"
36
37<tcu>
38#ifdef AXIS_BUILD
39 -config_rtl=AXIS
40 -sunv_args=-keepSectionSym=AXIS_SMEM
41 -sunv_args=-keepSectionSym=EMUL_COSIM
42 -vcs_build_args=-P $VERA_HOME/lib/vera_pli.tab
43 -vcs_build_args=$VERA_HOME/lib/libSysSciTask.a
44 -vcs_build_args=-pl -lsocket -pl -lnsl -pl -lintl -pl -ldl
45 -vcs_build_args=+v2000
46 -axis_build_args="-scope n2_ccm"
47#endif
48 -asm_diag_root=$DV_ROOT/verif/diag
49 -vera_config_root=$DV_ROOT/verif/env/config
50 -vera_diag_root=$DV_ROOT/verif/diag/vera/tcu
51 -efuse_image_root=$DV_ROOT/verif/diag/vera/tcu
52 -image_diag_root=$DV_ROOT/verif/diag/vera/tcu
53 -wait_cycle_to_kill=10
54 -post_process_cmd="regreport -1 > status.log"
55 -model=tcu
56 -flist=$DV_ROOT/verif/env/tcu/tcu.flist
57 -flist=$DV_ROOT/verif/env/tcu/ccu_rtl.flist
58 -config_rtl=TCU_SAT
59 -vera_vcon_file=tcu_top.vcon
60 -env_base=$DV_ROOT/verif/env/tcu
61 -drm_disk=[/export/home/bw=30]
62 -drm_type=vcs
63 -drm_freeram=500
64 -drm_freeprocessor=1.0
65 SUNVFORCEOPTS
66 -sunv_args=-topcell=cpu
67 -sunv_args=-excludecell=ccu
68 -sunv_args=-version
69 -sunv_args=-define=SIM
70 -sunv_args=-define=LIB
71 -sunv_args=-showCompiledOutCode=off
72 -sunv_use_nonprim
73 -sunv_nonprim_list=$DV_ROOT/verif/env/tcu/nonprimitive.list.tcu
74 -sunv_args=-excludepreload
75 -sunv_args=-out=cpu.v
76 -sunv_args=-path=SUNV_RTL_PATH
77 -sunv_args=-preload=SUNVLIBS_SUNV
78 -sunv_args=-perlinclude=SUNVPERLINC
79 -vlint_top=tcu
80 -vlint_args=+define+TOP=tcu
81 -vlint_args=-turn_unspecified_off
82 -vlint_args=-binary_only
83 -vlint_args=-vlint
84 -vlint_args=-depth 999
85 -vlint_args=-vr $DV_ROOT/verif/env/config/vlint.rc
86 -vlint_args=-turn_unspecified_off
87 -vlint_args=SUNVLIBS_OTHER
88 -illust_run
89 -illust_args=-b -c $DV_ROOT/verif/env/config/filter_vlint.rc
90 -vera_diag_args=-DTCU_SAT
91
92#ifdef AXIS_BUILD
93 -zeroIn_build_args=-sim axis
94#else
95 -zeroIn_build_args=-sim vcs
96 -zeroIn_build_args=+define+TOP=tb_top
97 -zeroIn_build_args=+define+ZI_NO_RACE_AVOID
98 -zeroIn_build_args=+define+X_GUARD
99 -zeroIn_build_args=+define+LIB
100 // -zeroIn_build_args=-d tb_top @@is default, allow commandline override@@
101 -zeroIn_build_args=-d cpu
102// -zeroIn_build_args=-sim vcs
103 -zeroIn_build_args=-ctrl $DV_ROOT/verif/env/common/coverage/tcu/0in/tcu_0in_cov.v
104 -zeroIn_build_args=-ctrl $DV_ROOT/verif/env/common/verilog/checkers/0in_checkers.v
105 -zeroIn_build_args=-ctrl $DV_ROOT/verif/env/tcu/tcu_zeroIn_cfg.v
106 -zeroIn_build_args=-exit_on_directive_errors
107 -zeroIn_build_args=+skip_modules+ncu_ccx_chkr
108 -zeroIn_build_args=+skip_modules+ncu_chkr_inst
109 -zeroIn_build_args=+skip_modules+ncu_efu_chkr
110 -zeroIn_build_args=+skip_modules+ncu_io_chkr
111 -zeroIn_build_args=+skip_modules+ncu_niu_chkr
112 -zeroIn_build_args=+skip_modules+ncu_pio_chkr
113 -zeroIn_build_args=+skip_modules+ncu_rtl_chkr
114 -zeroIn_build_args=+skip_modules+ncu_tcu_chkr
115// -zeroIn_build_args=+skip_modules+ncu
116 -zeroIn_build_args=+skip_modules+spc
117 -zeroIn_build_args=SUNVLIBS_OTHER
118 -zeroIn_build_args=+error+command-19
119 -zeroIn_build_args=+error+command-46
120 -zeroIn_build_args=+error+command-6
121 -zeroIn_build_args=+error+command-7
122 -vcs_build_args=-Mupdate
123 -vcs_build_args=-vera
124 -vcs_build_args=+rad
125 -vcs_build_args=+v2k
126 -vcs_build_args="-notice"
127#endif
128 -vcs_build_args=+define+TOP=tb_top
129 -vcs_build_args=+define+LIB
130 -vcs_build_args=SUNVLIBS_OTHER
131 -vcs_build_args="-P $DV_ROOT/verif/env/common/pli/monitor/monitor_pli.tab"
132 -vcs_build_args=$DV_ROOT/verif/env/common/pli/monitor/libmonitor_pli.a
133 -vcs_build_args=+define+SCAN_MODE
134 -vcs_build_args=+error+2000
135 -vcs_build_args=+define+USE_JTAG_DRIVER
136#ifndef AXIS_BUILD
137// -vcs_build_args="-P $DV_ROOT/verif/env/common/pli/dft_pli/dft_pli.tab"
138// -vcs_build_args="-LDFLAGS $DV_ROOT/verif/env/common/pli/dft_pli/dft_pli.dl"
139 -vcs_build_args="-P $DV_ROOT/verif/env/common/pli/dft_pli/resetChecks_pli.tab"
140 -vcs_build_args="-LDFLAGS $DV_ROOT/verif/env/common/pli/dft_pli/resetChecks_pli.dl"
141#endif
142
143 -vcs_cm_config=$DV_ROOT/verif/env/tcu/tcu.cm_config
144 -vcs_cm_fsmcfg=$DV_ROOT/verif/env/tcu/tcu.cm_fsm_config
145 -sas_run_args=-DSP0
146 -sas_run_args=-DMEM_TEST
147 -sas_run_args=-DINTR_TEST
148 -sas_run_args=-DMEM_DEBUG
149 -sas_run_args=-DNIAGARA
150 -vcs_run_args=+vera_disable_final_report
151 -vcs_run_args=+vera_exit_on_error
152 -vcs_run_args=+maxerror=1
153 -vcs_run_args=+maxwarning=5
154</tcu>
155
156//// Keep these around for future reference -csr
157//// -zeroIn_build_args=+nowarn+parser-3+parser-47+parser-48
158//// -zeroIn_build_args=+skip_modules+spc
159//// -zeroIn_build_args=+skip_modules+efu_fct_ctl
160//// -zeroIn_build_args=+skip_modules+efu_fct_ctl @@UPDATE@@
161//// -vcs_build_args=+define+ZI_CHECKER_FSDB_DUMP
Full OpenSPARC design & verification tarball including full HDL.