Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / fc / fc.flist
CommitLineData
86530b38
AT
1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: fc.flist
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35
36// Testbench Files for ccm Bench
37
38// ******************************************************************
39// NIU Env files for FC Testbench
40// ******************************************************************
41// +incdir+$DV_ROOT/verif/env/niu/verilog
42// ../../../verif/env/niu/verilog/neptune_defines.h
43// NIU .v files moved to fc_niu.flist and included in fc_common.config for axis_tl builds
44//../../../verif/model/verilog/niu/niu_enet_models/phy_clock_doubler_env.v
45//../../../verif/model/verilog/niu/niu_enet_models/port_clk.v
46//../../../verif/model/verilog/niu/niu_enet_models/rgmii_mux.v
47//../../../verif/model/verilog/niu/niu_enet_models/unh_checker.v
48//../../../verif/model/verilog/niu/niu_enet_models/xaui_decode.v
49//../../../verif/model/verilog/niu/niu_enet_models/xgmii_if.v
50//../../../verif/model/verilog/niu/niu_enet_models/xgmii_rx_decoder.v
51//../../../verif/model/verilog/niu/niu_enet_models/xgmii_tx_encoder.v
52//../../../verif/model/verilog/niu/niu_enet_models/xgmii_tx_encoder_top.v
53//../../../verif/model/verilog/niu/niu_enet_models/bw_calc.v
54// ******************************************************************
55fc.vh
56+incdir++
57+incdir+../common/verilog/checkers+
58+incdir+../common/coverage+
59+incdir+./vera/include
60+incdir+$DV_ROOT/verif/env/mcu
61fc_top.v
62trig_event.v
63$DV_ROOT/verif/env/fc/system_reset.v
64-v $DV_ROOT/verif/env/fc/fc_fast_bisi.v
65verif_args.v
66-v force_random_redundancy_bits.v
67//-v ../../../verif/model/verilog/mem/denali/denali_ddrII.v
68//-v ../../../verif/model/verilog/mem/denali/ddrII_soma.v
69-v $DV_ROOT/verif/env/mcu/amb_dram_err_inject.v
70$DV_ROOT/verif/env/mcu/cmp_mem.v
71$DV_ROOT/verif/env/mcu/mcu_mem_config.v
72$DV_ROOT/verif/env/mcu/mcusat_fbdimm.v
73$DV_ROOT/verif/env/mcu/fbdimm_ch_mem.v
74-v $DV_ROOT/verif/env/mcu/ccu_pll_config.v
75-v ../../../verif/env/tcu/tcu_mon.v
76-v ../../../verif/env/tcu/ccu_mon.v
77//+incdir+../../../design/cpu/rtl+
78+incdir+../../../verif/env/tcu+
79$DV_ROOT/verif/env/common/verilog/monitors/global_monitor.v
80-v $DV_ROOT/verif/env/common/verilog/monitors/mcusat_cov_mon.v
81-v $DV_ROOT/verif/env/common/verilog/monitors/n2_int.v
82-v $DV_ROOT/verif/env/common/verilog/monitors/n2_int_latency.v
83-v $DV_ROOT/verif/env/common/verilog/monitors/iommu_demap.v
84-y $DV_ROOT/verif/env/fc
85-v $DV_ROOT/verif/env/common/verilog/misc/l2_scrub.v