Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / fc / vera / classes / FC_Utils.vr
CommitLineData
86530b38
AT
1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: FC_Utils.vr
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35#include <vera_defines.vrh>
36#include "std_display_defines.vri"
37#include <ccxDevices.if.vrh>
38#include <ccxDevices.binds.vrh>
39
40#include "globals.vri"
41
42#include "baseParamsClass.vrh"
43#include "sparcParams.vrh"
44#include "sparcParams.vrh"
45
46#include "baseUtilsClass.vrh"
47#include "sparcBenchUtils.vrh"
48
49#include "std_display_class.vrh"
50#include "basePktClass.vrh"
51#include "cpxPktClass.vrh"
52#include "pcxPktClass.vrh"
53#include "ccxDevBaseBFM.vrh"
54#include "ccxDevMemBFM.vrh"
55#include "ccxDevSpcBFM.vrh"
56#include "memArray.vrh"
57#include "ssi.if.vrh"
58#include "ssi.vrh"
59#include "FC_Utils.vrh"
60#include "ccx_tag_class.vrh"
61
62//#include "verilog_tasks.vri"
63
64
65#define CLASSNAME FC_Utils
66#define CLASSNAMEQ "FC_Utils"
67
68class CLASSNAME extends SparcBenchUtils {
69
70 local string className = "FC_Utils";
71 local StandardDisplay dbg;
72 local integer clockPeriod;
73 SSI bootrom;
74 task new(StandardDisplay dbgHndl, integer clockPeriod = 628);
75 task initTB();
76}
77
78
79task CLASSNAME::new(StandardDisplay dbgHndl, integer clockPeriod = 628) {
80 super.new (dbgHndl, clockPeriod);
81 srandom(gSeed,this);
82 this.dbg = dbgHndl;
83 void = randomize(); // keep!
84}
85
86// useMCUbfms 0=no, 1=yes, 2=monitor
87task CLASSNAME::initTB() {
88
89 integer i;
90 VeraRandomState rstate;
91
92 // mem array
93 gMem = new(0,gDbg,0);
94
95 // basic probes
96 gProbesPort = probesBind;
97
98 // Initialize main memory from mem.image
99 gMem.loadMem("mem.image");
100
101 bootrom = new(dbg,ncu,ssi);
102 @(negedge CLOCK);
103
104
105 getstate(rstate);
106
107
108
109 setstate(rstate);
110
111}
112
113