Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: ios_ras.if.vrhpal | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | #ifndef INC__IOS_RAS_IF_VRH | |
36 | #define INC__IOS_RAS_IF_VRH | |
37 | ||
38 | #include "top_defines.vrh" | |
39 | ||
40 | interface niu_sii_inj { | |
41 | input clk CLOCK verilog_node "`CPU.sii.iol2clk"; | |
42 | input req NSAMPLE #-3 verilog_node "`CPU.niu_sii_hdr_vld"; | |
43 | input [127:0] data NSAMPLE #-3 verilog_node "`CPU.niu_sii_data"; | |
44 | input [7:0] parity NSAMPLE #-3 verilog_node "`CPU.niu_sii_parity"; | |
45 | //input req NSAMPLE #-3 verilog_node "`TDS.niu_smx.req_sii.siireq.niu_sii_hdr_vld_n"; | |
46 | //input [127:0] hdr NSAMPLE #-3 verilog_node "`TDS.niu_smx.req_sii.siireq.niu_hdr_data_n"; | |
47 | //input [127:0] data NSAMPLE #-3 verilog_node "`TDS.niu_smx.req_sii.siireq.niu_sii_data_n"; | |
48 | //input [7:0] parity NSAMPLE #-3 verilog_node "`TDS.niu_smx.req_sii.siireq.niu_sii_parity_n"; | |
49 | } | |
50 | ||
51 | interface sio_niu_inj { | |
52 | input clk CLOCK verilog_node "`CPU.sio.iol2clk"; | |
53 | input req NSAMPLE #-3 verilog_node "`CPU.sio_niu_hdr_vld"; | |
54 | input [127:0] data NSAMPLE #-3 verilog_node "`CPU.sio_niu_data"; | |
55 | input [7:0] parity NSAMPLE #-3 verilog_node "`CPU.sio_niu_parity"; | |
56 | } | |
57 | ||
58 | interface dmu_sii_inj { | |
59 | input clk CLOCK verilog_node "`CPU.sii.iol2clk"; | |
60 | input req NSAMPLE #-3 verilog_node "`CPU.dmu_sii_hdr_vld"; | |
61 | input [127:0] data NSAMPLE #-3 verilog_node "`CPU.dmu_sii_data"; | |
62 | input [7:0] parity NSAMPLE #-3 verilog_node "`CPU.dmu_sii_parity"; | |
63 | input be_parity NSAMPLE #-3 verilog_node "`CPU.dmu_sii_be_parity"; | |
64 | input wrack_vld NSAMPLE #-3 verilog_node "`CPU.dmu.sii_dmu_wrack_vld"; | |
65 | input [3:0] wrack_tag NSAMPLE #-3 verilog_node "`CPU.dmu.sii_dmu_wrack_tag"; | |
66 | input wrack_par NSAMPLE #-3 verilog_node "`CPU.dmu.sii_dmu_wrack_par"; | |
67 | } | |
68 | ||
69 | interface sio_dmu_inj { | |
70 | input clk CLOCK verilog_node "`CPU.sio.iol2clk"; | |
71 | input req NSAMPLE #-3 verilog_node "`CPU.sio_dmu_hdr_vld"; | |
72 | input [127:0] data NSAMPLE #-3 verilog_node "`CPU.sio_dmu_data"; | |
73 | input [7:0] parity NSAMPLE #-3 verilog_node "`CPU.sio_dmu_parity"; | |
74 | } | |
75 | ||
76 | .for($b=0; $b<8; $b++) { | |
77 | interface l2_${b}_sio_inj { | |
78 | input clk CLOCK verilog_node "`CPU.sio.l2clk"; | |
79 | input ctag_vld NSAMPLE #-3 verilog_node "`SIO.l2b${b}_sio_ctag_vld"; | |
80 | input [31:0] data NSAMPLE #-3 verilog_node "`SIO.l2b${b}_sio_data"; | |
81 | input [1:0] parity NSAMPLE #-3 verilog_node "`SIO.l2b${b}_sio_parity"; | |
82 | input ue_err NSAMPLE #-3 verilog_node "`SIO.l2b${b}_sio_ue_err"; | |
83 | } | |
84 | ||
85 | .} | |
86 | ||
87 | interface sii_ncu_inj { | |
88 | input clk CLOCK verilog_node "`CPU.sii.iol2clk"; | |
89 | input gnt NSAMPLE #-3 verilog_node "`CPU.ncu_sii_gnt"; | |
90 | input req NSAMPLE #-3 verilog_node "`CPU.sii_ncu_req"; | |
91 | input [31:0] data NSAMPLE #-3 verilog_node "`CPU.sii_ncu_data"; | |
92 | input [1:0] parity NSAMPLE #-3 verilog_node "`CPU.sii_ncu_dparity"; | |
93 | } | |
94 | ||
95 | interface dmu_ncu_inj { | |
96 | input clk CLOCK verilog_node "`CPU.ncu.iol2clk"; | |
97 | input wrack_vld NSAMPLE #-3 verilog_node "`CPU.ncu.dmu_ncu_wrack_vld"; | |
98 | input [3:0] wrack_tag NSAMPLE #-3 verilog_node "`CPU.ncu.dmu_ncu_wrack_tag"; | |
99 | input wrack_par NSAMPLE #-3 verilog_node "`CPU.ncu.dmu_ncu_wrack_par"; | |
100 | input mondo_ack NSAMPLE #-3 verilog_node "`CPU.ncu.ncu_dmu_mondo_ack"; | |
101 | input mondo_nack NSAMPLE #-3 verilog_node "`CPU.ncu.ncu_dmu_mondo_nack"; | |
102 | input [5:0] mondo_id NSAMPLE #-3 verilog_node "`CPU.ncu.ncu_dmu_mondo_id"; | |
103 | input mondo_id_par NSAMPLE #-3 verilog_node "`CPU.ncu.ncu_dmu_mondo_id_par"; | |
104 | } | |
105 | ||
106 | #ifndef GATESIM | |
107 | interface ncu_ras_csr { | |
108 | input clk CLOCK verilog_node "`CPU.ncu.iol2clk"; | |
109 | input [42:0] per PSAMPLE #-3 verilog_node "`CPU.ncu.ncu_scd_ctl.ncu_c2iscd_ctl.ncu_ctrl_ctl.rasper_ff.d0_0.q"; | |
110 | input [42:0] esr PSAMPLE #-3 verilog_node "`CPU.ncu.ncu_scd_ctl.ncu_c2iscd_ctl.ncu_ctrl_ctl.rasesr_ff.d0_0.q"; | |
111 | input [58:0] siisyn PSAMPLE #-3 verilog_node "`CPU.ncu.ncu_scd_ctl.ncu_c2iscd_ctl.ncu_ctrl_ctl.siisyn_ff.d0_0.q"; | |
112 | input [60:0] ncusyn PSAMPLE #-3 verilog_node "`CPU.ncu.ncu_scd_ctl.ncu_c2iscd_ctl.ncu_ctrl_ctl.ncusyn_ff.d0_0.q"; | |
113 | } | |
114 | #endif | |
115 | ||
116 | #endif |