projects / OpenSPARC-T2-DV / blame
? search:
summary | tags | clone url | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / ios / vera / ras / include / verilog_tasks_InjErr.vri
CommitLineData
86530b38
AT		 1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: verilog_tasks_InjErr.vri
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35extern hdl_task SetNiuSiiData15(reg value);
36extern hdl_task RelNiuSiiData15();
37
38extern hdl_task SetNiuSiiDP0(reg value);
39extern hdl_task RelNiuSiiDP0();
40
41extern hdl_task SetNiuSiiAP0(reg value);
42extern hdl_task RelNiuSiiAP0();
43
44extern hdl_task SetNiuSiiCMDP(reg value);
45extern hdl_task RelNiuSiiCMDP();
46
47extern hdl_task SetNiuSiiCECC0(reg value);
48extern hdl_task RelNiuSiiCECC0();
49extern hdl_task SetNiuSiiCECC1(reg value);
50extern hdl_task RelNiuSiiCECC1();
51
52extern hdl_task SetNiuSiiIOAE();
53extern hdl_task RelNiuSiiIOAE();
54extern hdl_task SetNiuSiiIOUE();
55extern hdl_task RelNiuSiiIOUE();
56
57extern hdl_task SetDmuSiiIOAE();
58extern hdl_task RelDmuSiiIOAE();
59extern hdl_task SetDmuSiiIOUE();
60extern hdl_task RelDmuSiiIOUE();
61extern hdl_task SetDmuSiiTOUT();
62extern hdl_task RelDmuSiiTOUT();
63
64extern hdl_task SetDmuSiiDP0(reg value);
65extern hdl_task RelDmuSiiDP0();
66
67extern hdl_task SetDmuSiiBEP(reg value);
68extern hdl_task RelDmuSiiBEP();
69
70extern hdl_task SetDmuSiiAP0(reg value);
71extern hdl_task RelDmuSiiAP0();
72
73extern hdl_task SetDmuSiiCMDP(reg value);
74extern hdl_task RelDmuSiiCMDP();
75
76extern hdl_task SetDmuSiiCECC0(reg value);
77extern hdl_task RelDmuSiiCECC0();
78extern hdl_task SetDmuSiiCECC1(reg value);
79extern hdl_task RelDmuSiiCECC1();
80
81extern hdl_task SetSioNiuDP0(reg value);
82extern hdl_task RelSioNiuDP0();
83extern hdl_task SetSioDmuDP0(reg value);
84extern hdl_task RelSioDmuDP0();
85
86extern hdl_task SetSioNiuCECC0(reg value);
87extern hdl_task RelSioNiuCECC0();
88extern hdl_task SetSioNiuCECC1(reg value);
89extern hdl_task RelSioNiuCECC1();
90
91extern hdl_task SetSioDmuCECC0(reg value);
92extern hdl_task RelSioDmuCECC0();
93extern hdl_task SetSioDmuCECC1(reg value);
94extern hdl_task RelSioDmuCECC1();
95
96extern hdl_task SetL2SioDP0(reg value, integer bank);
97extern hdl_task RelL2SioDP0(integer bank);
98extern hdl_task SetL2SioEBIT(reg value, integer bank);
99extern hdl_task RelL2SioEBIT(integer bank);
100extern hdl_task SetL2SioCECC0(reg value, integer bank);
101extern hdl_task RelL2SioCECC0(integer bank);
102extern hdl_task SetL2SioCECC1(reg value, integer bank);
103extern hdl_task RelL2SioCECC1(integer bank);
104
105extern hdl_task SetSiiNcuDP0(reg value);
106extern hdl_task RelSiiNcuDP0();
107extern hdl_task SetSiiNcuCECC0(reg value);
108extern hdl_task RelSiiNcuCECC0();
109extern hdl_task SetSiiNcuCECC1(reg value);
110extern hdl_task RelSiiNcuCECC1();
111
112extern hdl_task SetDmuNcuWRACKPAR(reg value);
113extern hdl_task RelDmuNcuWRACKPAR();
114extern hdl_task SetNcuDmuMONDOPAR(reg value);
115extern hdl_task RelNcuDmuMONDOPAR();
116extern hdl_task SetSiiDmuWRACKPAR(reg value);
117extern hdl_task RelSiiDmuWRACKPAR();
118
Full OpenSPARC design & verification tarball including full HDL.