Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: rxc_dmc_chkr_ports.vri | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | #include "rxc_defines.vri" | |
36 | #define RXC_CK_IN_TIMING PSAMPLE #-1 | |
37 | #define RXC_CK_CLK_TIMING CLOCK | |
38 | ||
39 | interface dmc_rxc_port0_if{ | |
40 | input [127:0] rxc_dmc_pkt_data RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_data0"; | |
41 | input rxc_dmc_sop RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_data0[128]"; | |
42 | input rxc_dmc_eop RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_data0[129]"; | |
43 | input rxc_dmc_ful_pkt RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_ful_pkt0"; | |
44 | input rxc_dmc_empty RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_dat_emp0"; | |
45 | input rxc_dmc_err RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_dat_err0"; | |
46 | input rxc_dmc_ack RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_dat_ack0"; | |
47 | input rxc_clk RXC_CK_CLK_TIMING verilog_node RXC_DUV_PATH.clk"; | |
48 | input dmc_rxc_req RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.dmc_rxc_dat_req0"; | |
49 | } | |
50 | interface dmc_rxc_port1_if{ | |
51 | input [127:0] rxc_dmc_pkt_data RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_data1"; | |
52 | input rxc_dmc_sop RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_data1[128]"; | |
53 | input rxc_dmc_eop RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_data1[129]"; | |
54 | input rxc_dmc_pkt_rdy RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_ful_pkt1"; | |
55 | input rxc_dmc_empty RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_ful_emp1"; | |
56 | input rxc_dmc_ack RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.rxc_dmc_dat_ack1"; | |
57 | input rxc_clk RXC_CK_CLK_TIMING verilog_node RXC_DUV_PATH.clk"; | |
58 | input dmc_rxc_req RXC_CK_IN_TIMING verilog_node RXC_DUV_PATH.dmc_rxc_dat_req1"; | |
59 | } | |
60 | ||
61 | port dmc_rxc_port{ | |
62 | rxc_dmc_pkt_data; | |
63 | rxc_dmc_sop; | |
64 | rxc_dmc_eop; | |
65 | rxc_dmc_pkt_rdy; | |
66 | rxc_dmc_empty; | |
67 | rxc_dmc_ack; | |
68 | dmc_rxc_req; | |
69 | rxc_clk; | |
70 | } | |
71 | bind dmc_rxc_port dmc_rxc_drv0{ | |
72 | rxc_dmc_pkt_data dmc_rxc_port0_if.rxc_dmc_pkt_data; | |
73 | rxc_dmc_sop dmc_rxc_port0_if.rxc_dmc_sop; | |
74 | rxc_dmc_eop dmc_rxc_port0_if.rxc_dmc_eop; | |
75 | rxc_dmc_pkt_rdy dmc_rxc_port0_if.rxc_dmc_pkt_rdy; | |
76 | rxc_dmc_empty dmc_rxc_port0_if.rxc_dmc_empty; | |
77 | rxc_dmc_ack dmc_rxc_port0_if.rxc_dmc_ack; | |
78 | dmc_rxc_req dmc_rxc_port0_if.dmc_rxc_req; | |
79 | rxc_clk dmc_rxc_port0_if.rxc_clk; | |
80 | } | |
81 | bind dmc_rxc_port dmc_rxc_drv1{ | |
82 | rxc_dmc_pkt_data dmc_rxc_port1_if.rxc_dmc_pkt_data; | |
83 | rxc_dmc_sop dmc_rxc_port1_if.rxc_dmc_sop; | |
84 | rxc_dmc_eop dmc_rxc_port1_if.rxc_dmc_eop; | |
85 | rxc_dmc_pkt_rdy dmc_rxc_port1_if.rxc_dmc_pkt_rdy; | |
86 | rxc_dmc_empty dmc_rxc_port1_if.rxc_dmc_empty; | |
87 | rxc_dmc_ack dmc_rxc_port1_if.rxc_dmc_ack; | |
88 | dmc_rxc_req dmc_rxc_port1_if.dmc_rxc_req; | |
89 | rxc_clk dmc_rxc_port0_if.rxc_clk; | |
90 | } | |
91 |