Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / siu / vera / packets / siu_basic_packet.vr
CommitLineData
86530b38
AT
1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: siu_basic_packet.vr
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35#include <vera_defines.vrh>
36#include <ListMacros.vrh>
37#include "top_defines.vrh"
38#include "siu_err_mask.vrh"
39
40enum Siu_Packet_Type { WRI, WRM, RDD, INT, FLUSH, PIORTN, JRD, JWR };
41
42//////////////////////////////////////////////////
43//
44//////////////////////////////////////////////////
45
46class siu_basic_packet {
47 Siu_Packet_Type type;
48 reg [15:0] id;
49 reg [39:0] pa;
50 reg [63:0] data[8];
51 reg bypass;
52 reg ue;
53 reg tout;
54 reg uce;
55 reg posted;
56 siu_err_mask emask;
57
58 task new (
59 Siu_Packet_Type type,
60 reg [15:0] id,
61 reg [39:0] pa,
62 reg bypass = 0,
63 reg posted = 0,
64 reg ue = 0,
65 reg tout = 0,
66 reg uce = 0,
67 reg [63:0] data0 = 64'h0,
68 reg [63:0] data1 = 64'h0,
69 reg [63:0] data2 = 64'h0,
70 reg [63:0] data3 = 64'h0,
71 reg [63:0] data4 = 64'h0,
72 reg [63:0] data5 = 64'h0,
73 reg [63:0] data6 = 64'h0,
74 reg [63:0] data7 = 64'h0
75);
76
77}
78
79MakeVeraList(siu_basic_packet);
80
81/////////////////////////////////////////////////
82//
83/////////////////////////////////////////////////
84
85task siu_basic_packet::new (
86 Siu_Packet_Type type,
87 reg [15:0] id,
88 reg [39:0] pa,
89 reg bypass = 0,
90 reg posted = 0,
91 reg ue = 0,
92 reg tout = 0,
93 reg uce = 0,
94 reg [63:0] data0 = 64'h0,
95 reg [63:0] data1 = 64'h0,
96 reg [63:0] data2 = 64'h0,
97 reg [63:0] data3 = 64'h0,
98 reg [63:0] data4 = 64'h0,
99 reg [63:0] data5 = 64'h0,
100 reg [63:0] data6 = 64'h0,
101 reg [63:0] data7 = 64'h0
102)
103
104{
105 this.type = type;
106 this.id = id;
107 this.pa = pa;
108 this.bypass = bypass;
109 this.posted = posted;
110 this.ue = ue;
111 this.tout = tout;
112 this.uce = uce;
113 this.data[0] = data0;
114 this.data[1] = data1;
115 this.data[2] = data2;
116 this.data[3] = data3;
117 this.data[4] = data4;
118 this.data[5] = data5;
119 this.data[6] = data6;
120 this.data[7] = data7;
121
122 this.emask = null;
123}
124
125/////////////////////////////////////////////////
126//
127/////////////////////////////////////////////////
128