projects / OpenSPARC-T2-DV / blame
| Commit | Line | Data |
|---|---|---|
| 86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
| 2 | // | |
| 3 | // OpenSPARC T2 Processor File: cluster_hdr.port.vri | |
| 4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
| 5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
| 6 | // | |
| 7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
| 8 | // | |
| 9 | // This program is free software; you can redistribute it and/or modify | |
| 10 | // it under the terms of the GNU General Public License as published by | |
| 11 | // the Free Software Foundation; version 2 of the License. | |
| 12 | // | |
| 13 | // This program is distributed in the hope that it will be useful, | |
| 14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
| 15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
| 16 | // GNU General Public License for more details. | |
| 17 | // | |
| 18 | // You should have received a copy of the GNU General Public License | |
| 19 | // along with this program; if not, write to the Free Software | |
| 20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
| 21 | // | |
| 22 | // For the avoidance of doubt, and except that if any non-GPL license | |
| 23 | // choice is available it will apply instead, Sun elects to use only | |
| 24 | // the General Public License version 2 (GPLv2) at this time for any | |
| 25 | // software where a choice of GPL license versions is made | |
| 26 | // available with the language indicating that GPLv2 or any later version | |
| 27 | // may be used, or where a choice of which version of the GPL is applied is | |
| 28 | // otherwise unspecified. | |
| 29 | // | |
| 30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
| 31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
| 32 | // have any questions. | |
| 33 | // | |
| 34 | // ========== Copyright Header End ============================================ | |
| 35 | #ifndef INC_CLUSTER_HDR_PORT_VRI | |
| 36 | #define INC_CLUSTER_HDR_PORT_VRI | |
| 37 | ||
| 38 | //=============================================================== | |
| 39 | // WHAT: port declaration for clkgen modules (aka cluster headers) | |
| 40 | // | |
| 41 | // NAMING CONVENTION: | |
| 42 | // -Signals without "tag" is a Vera CLOCK. | |
| 43 | // -SignalNameInRtl__VeraInterfaceClock. Eg. dr_sync_en__gclk. | |
| 44 | // | |
| 45 | // WARNING: this file is generated by gen_cluster_hdr.pl. Do not modify. | |
| 46 | //=============================================================== | |
| 47 | ||
| 48 | port CLKGEN_port { | |
| 49 | //---All signals (listed in alphabetical order). gclk is Vera CLOCK--- | |
| 50 | //---NOTE: gclk is an always-running clock--- | |
| 51 | aclk__gclk; | |
| 52 | aclk_wmr__gclk; | |
| 53 | array_wr_inhibit__gclk; | |
| 54 | bclk__gclk; | |
| 55 | ccu_cmp_slow_sync_en__gclk; | |
| 56 | ccu_div_ph__gclk; | |
| 57 | ccu_dr_sync_en__gclk; | |
| 58 | ccu_io2x_sync_en__gclk; | |
| 59 | ccu_serdes_dtm__gclk; | |
| 60 | ccu_slow_cmp_sync_en__gclk; | |
| 61 | clk_ext__gclk; | |
| 62 | cluster_arst_l__gclk; | |
| 63 | cluster_div_en__gclk; | |
| 64 | cmp_slow_sync_en__gclk; | |
| 65 | dr_sync_en__gclk; | |
| 66 | gclk; | |
| 67 | io2x_sync_en__gclk; | |
| 68 | l2clk__gclk; | |
| 69 | pce_ov__gclk; | |
| 70 | por___gclk; | |
| 71 | rst_por___gclk; | |
| 72 | rst_wmr___gclk; | |
| 73 | rst_wmr_protect__gclk; | |
| 74 | scan_en__gclk; | |
| 75 | scan_in__gclk; | |
| 76 | scan_out__gclk; | |
| 77 | slow_cmp_sync_en__gclk; | |
| 78 | tcu_aclk__gclk; | |
| 79 | tcu_atpg_mode__gclk; | |
| 80 | tcu_bclk__gclk; | |
| 81 | tcu_clk_stop__gclk; | |
| 82 | tcu_div_bypass__gclk; | |
| 83 | tcu_pce_ov__gclk; | |
| 84 | tcu_wr_inhibit__gclk; | |
| 85 | wmr___gclk; | |
| 86 | wmr_protect__gclk; | |
| 87 | pc_clk__gclk; | |
| 88 | pc_clk_sel__gclk; | |
| 89 | test_clk__gclk; | |
| 90 | test_clk_sel__gclk; | |
| 91 | ||
| 92 | //---output signals (listed in alphabetical order). l2clk is Vera CLOCK--- | |
| 93 | aclk__l2clk; | |
| 94 | aclk_wmr__l2clk; | |
| 95 | array_wr_inhibit__l2clk; | |
| 96 | bclk__l2clk; | |
| 97 | cmp_slow_sync_en__l2clk; | |
| 98 | dr_sync_en__l2clk; | |
| 99 | io2x_sync_en__l2clk; | |
| 100 | l2clk; | |
| 101 | pce_ov__l2clk; | |
| 102 | por___l2clk; | |
| 103 | scan_out__l2clk; | |
| 104 | slow_cmp_sync_en__l2clk; | |
| 105 | wmr___l2clk; | |
| 106 | wmr_protect__l2clk; | |
| 107 | } | |
| 108 | ||
| 109 | #endif |