Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: pkg.if.vri | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | #ifndef INC_PKG_IF_VRI | |
36 | #define INC_PKG_IF_VRI | |
37 | ||
38 | #include "fc_top_defines.vri" | |
39 | #include "dbg_dq_pins_defines.vri" | |
40 | ||
41 | interface pkg_if { | |
42 | input clk CLOCK verilog_node "`CPU.PLL_CMP_CLK_P"; // review: need to use an always running IO2X clk | |
43 | ||
44 | //---- N2 input pins (listed in alphabetical order) ---- | |
45 | output DIVIDER_BYPASS NHOLD verilog_node "`CPU.DIVIDER_BYPASS"; | |
46 | output PLL_CMP_BYPASS NHOLD verilog_node "`CPU.PLL_CMP_BYPASS"; | |
47 | output PLL_TESTMODE NHOLD verilog_node "`CPU.PLL_TESTMODE"; | |
48 | output TRIGIN NHOLD verilog_node "`CPU.TRIGIN"; | |
49 | output VDD_PLL_CMP_REG NHOLD verilog_node "`CPU.VDD_PLL_CMP_REG"; | |
50 | output VDD_RNG_HV NHOLD verilog_node "`CPU.VDD_RNG_HV"; | |
51 | output VREG_SELBG_L NHOLD verilog_node "`CPU.VREG_SELBG_L"; | |
52 | ||
53 | //---- N2 output pins (listed in alphabetical order)---- | |
54 | input [1:0] PLL_CHAR_OUT PSAMPLE #-1 verilog_node "`CPU.PLL_CHAR_OUT"; | |
55 | input RNG_ANLG_CHAR_OUT PSAMPLE #-1 verilog_node "`CPU.RNG_ANLG_CHAR_OUT"; | |
56 | input TRIGOUT PSAMPLE #-1 verilog_node "`CPU.TRIGOUT"; | |
57 | ||
58 | //--- N2 bidirectional pins (listed in alphabetical order)--- | |
59 | input [165:0] DBG_DQ_in PSAMPLE #-1 verilog_node "`CPU.DBG_DQ"; | |
60 | output [165:0] DBG_DQ_out NHOLD verilog_node "`CPU.DBG_DQ"; | |
61 | } | |
62 | ||
63 | #endif |