Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: reg.if.vri | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | #ifndef INC_REG_IF_VRI | |
36 | #define INC_REG_IF_VRI | |
37 | ||
38 | #include "tcu_top_defines.vri" | |
39 | ||
40 | //----------------- Reset status register --------------------- | |
41 | interface reg_rst_if { | |
42 | input clk CLOCK verilog_node "`CPU.PLL_CMP_CLK_P"; | |
43 | input zero INPUT_EDGE INPUT_SKEW verilog_node "`TOP.zero"; | |
44 | input one INPUT_EDGE INPUT_SKEW verilog_node "`TOP.one"; | |
45 | #ifdef GATESIM | |
46 | input [15:0] reset_src INPUT_EDGE INPUT_SKEW verilog_node "{`CPU.rst.rst_fsm_ctl__reset_source_q_15_,`CPU.rst.rst_fsm_ctl__reset_source_q_14_,`CPU.rst.rst_fsm_ctl__reset_source_q_13_,`CPU.rst.rst_fsm_ctl__reset_source_q_12_,`CPU.rst.rst_fsm_ctl__reset_source_q_11_,`CPU.rst.rst_fsm_ctl__reset_source_q_10_,`CPU.rst.rst_fsm_ctl__reset_source_q_9_,`CPU.rst.rst_fsm_ctl__reset_source_q_8_,`CPU.rst.rst_fsm_ctl__reset_source_q_7_,`CPU.rst.rst_fsm_ctl__reset_source_q_6_,`CPU.rst.rst_fsm_ctl__reset_source_q_5_,`CPU.rst.rst_fsm_ctl__reset_source_pwron_q_,`CPU.rst.rst_fsm_ctl__reset_source_q_3_,1'b0,`CPU.rst.rst_fsm_ctl__reset_source_q_1_,`CPU.rst.rst_fsm_ctl__reset_source_q_0_}"; | |
47 | input [4:0] reset_gen INPUT_EDGE INPUT_SKEW verilog_node "{1'b0,`CPU.rst.reset_gen_dbr_gen_q,1'b0,`CPU.rst.rst_fsm_ctl__reset_gen_q_1_,`CPU.rst.rst_fsm_ctl__reset_gen_q_0_}"; | |
48 | input [1:0] ssys_reset INPUT_EDGE INPUT_SKEW verilog_node "{`CPU.rst.rst_fsm_ctl__ssys_reset_q_1_,`CPU.rst.rst_fsm_ctl__ssys_reset_q_0_}"; | |
49 | input [2:0] status_shdw INPUT_EDGE INPUT_SKEW verilog_node "{`CPU.rst.rst_fsm_ctl__rset_stat_shadow_q_2_,`CPU.rst.rst_fsm_ctl__rset_stat_shadow_q_1_,`CPU.rst.rst_fsm_ctl__rset_stat_shadow_q_0_}"; | |
50 | input [2:0] status INPUT_EDGE INPUT_SKEW verilog_node "{`CPU.rst.rst_fsm_ctl__rset_stat_q_3_,`CPU.rst.rst_fsm_ctl__rset_stat_por_q_phy_,`CPU.rst.rst_fsm_ctl__rset_stat_q_1_}"; | |
51 | input mcu_selfrsh INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_mcu_selfrsh_sys2"; | |
52 | input [15:0] lock_count INPUT_EDGE INPUT_SKEW verilog_node "{`CPU.rst.rst_fsm_ctl__lock_time_q_phy_15_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_14_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_13_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_12_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_11_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_10_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_9_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_8_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_7_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_6_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_5_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_4_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_3_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_2_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_1_,`CPU.rst.rst_fsm_ctl__lock_time_q_phy_0_}"; | |
53 | input [15:0] niu_count INPUT_EDGE INPUT_SKEW verilog_node "{`CPU.rst.rst_fsm_ctl__niu_time_q_phy_15_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_14_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_13_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_12_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_11_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_10_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_9_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_8_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_7_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_6_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_5_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_4_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_3_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_2_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_1_,`CPU.rst.rst_fsm_ctl__niu_time_q_phy_0_}"; | |
54 | input [15:0] prop_count INPUT_EDGE INPUT_SKEW verilog_node "{`CPU.rst.rst_fsm_ctl__prop_time_q_phy_15_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_14_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_13_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_12_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_11_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_10_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_9_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_8_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_7_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_6_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_5_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_4_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_3_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_2_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_1_,`CPU.rst.rst_fsm_ctl__prop_time_q_phy_0_}"; | |
55 | input [15:0] ccu_count INPUT_EDGE INPUT_SKEW verilog_node "{`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_15_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_14_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_13_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_12_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_11_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_10_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_9_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_8_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_7_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_6_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_5_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_4_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_3_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_2_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_1_,`CPU.rst.rst_fsm_ctl__ccu_time_q_phy_0_}"; | |
56 | input [7:0] reset_fee INPUT_EDGE INPUT_SKEW verilog_node "{`CPU.rst.rst_fsm_ctl__reset_fee_q_7_,`CPU.rst.rst_fsm_ctl__reset_fee_q_6_,`CPU.rst.rst_fsm_ctl__reset_fee_q_5_,`CPU.rst.rst_fsm_ctl__reset_fee_q_4_,`CPU.rst.rst_fsm_ctl__reset_fee_q_3_,`CPU.rst.rst_fsm_ctl__reset_fee_q_2_,`CPU.rst.rst_fsm_ctl__reset_fee_q_1_,`CPU.rst.rst_fsm_ctl__reset_fee_q_0_}"; | |
57 | #else | |
58 | input [15:0] reset_src INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.reset_source_q"; | |
59 | input [4:0] reset_gen INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.reset_gen_q"; | |
60 | input [1:0] ssys_reset INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.ssys_reset_q"; | |
61 | input [2:0] status_shdw INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.rset_stat_q[11:9]"; | |
62 | input [2:0] status INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.rset_stat_q[3:1]"; | |
63 | input mcu_selfrsh INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.ssys_reset_mcu_q"; | |
64 | input [15:0] lock_count INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.lock_time_q"; | |
65 | input [15:0] niu_count INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.niu_time_q"; | |
66 | input [15:0] prop_count INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.prop_time_q"; | |
67 | input [15:0] ccu_count INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.ccu_time_q"; | |
68 | input [7:0] reset_fee INPUT_EDGE INPUT_SKEW verilog_node "`CPU.rst.rst_fsm_ctl.reset_fee_q"; | |
69 | #endif | |
70 | } | |
71 | ||
72 | #endif |