Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / tcu / vera / include / rst.port.vri
CommitLineData
86530b38
AT
1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: rst.port.vri
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35#ifndef INC_RST_PORT_VRI
36#define INC_RST_PORT_VRI
37
38#include "tcu_top_defines.vri"
39
40port sc__port {
41 clk;
42 por_in_;
43 por_;
44 pb_xir_;
45 pb_rst_;
46}
47
48port rst__port {
49 clk;
50 clk_l2clk;
51 clk_iol2clk;
52 tb_clk_stop_all;
53 tb_clk_stop_one;
54 rst_niu_wmr_;
55 rst_ncu_unpark_thread;
56 rst_ncu_xir_;
57 ccu_rst_change;
58 tcu_bisx_done;
59 tcu_rst_efu_done;
60 tcu_pce_ov;
61 tcu_rst_io_clk_stop;
62 ncu_rst_xir_done;
63 rst_mcu_selfrsh;
64 tcu_rst_flush_init_ack;
65 tcu_rst_flush_stop_ack;
66 rst_tcu_flush_init_req;
67 rst_tcu_flush_stop_req;
68 rst_tcu_asicflush_stop_req;
69 tcu_rst_asicflush_stop_ack;
70
71 rst_l2_por_;
72 rst_l2_wmr_;
73 rst_wmr_protect;
74 rst_dmu_peu_por_;
75 rst_dmu_peu_wmr_;
76 ccu_rst_sync_stable;
77 tcu_rst_scan_mode;
78
79 l2t0_rst_fatal_error;
80 l2t1_rst_fatal_error;
81 l2t2_rst_fatal_error;
82 l2t3_rst_fatal_error;
83 l2t4_rst_fatal_error;
84 l2t5_rst_fatal_error;
85 l2t6_rst_fatal_error;
86 l2t7_rst_fatal_error;
87 ncu_rst_fatal_error;
88}
89
90#endif