Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / tcu / vera / include / top_defines.vrh
CommitLineData
86530b38
AT
1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: top_defines.vrh
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35#ifndef INC__TOP_DEFINES_VRH
36#define INC__TOP_DEFINES_VRH
37
38#define OUTPUT_EDGE_N NHOLD
39#define INPUT_EDGE PSAMPLE
40#define INPUT_SKEW #-3
41
42#define TOP tb_top
43#define MONTCU `TOP.tcu_mon // Verilog DUT monitors
44#define MONCCU `TOP.ccu_mon // Verilog DUT monitors
45#define MONRST `TOP.rst_mon // Verilog DUT monitors
46#define TCU `TOP.cpu.tcu // Test control unit
47#define CCU `TOP.cpu.ccu // Clock control unit
48#define RST `TOP.cpu.rst // Reset logic unit
49#define EFU `TOP.cpu.efu // Electronic fuse unit
50#define NCU `TOP.cpu.ncu // Non-cacheable unit
51#define SII `TOP.cpu.sii // sii unit
52#define SIO `TOP.cpu.sio // sio unit
53
54#define NUM_MBIST_ENGINES 48 // Total number of MBIST engines
55#define NUM_LBIST_ENGINES 8 // Total number of LBIST engines
56#define NUM_THREADS 64 // Total number of threads
57
58#endif