// ========== Copyright Header Begin ==========================================
// OpenSPARC T2 Processor File: dmu_imu_ics_csr_msi_32_addr_reg_entry.v
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// ========== Copyright Header End ============================================
module dmu_imu_ics_csr_msi_32_addr_reg_entry
// synopsys translate_off
msi_32_addr_reg_csrbus_read_data
//====================================================================
//====================================================================
// synopsys translate_off
input omni_ld; // Omni load
// vlint flag_input_port_not_connected off
input [`FIRE_DLC_IMU_ICS_CSR_MSI_32_ADDR_REG_WIDTH - 1:0] omni_data;
// vlint flag_input_port_not_connected on
input clk; // Clock signal
input rst_l; // Reset signal
// vlint flag_input_port_not_connected off
input [`FIRE_CSRBUS_DATA_WIDTH-1:0] csrbus_wr_data; // SW write data
// vlint flag_input_port_not_connected on
output [`FIRE_DLC_IMU_ICS_CSR_MSI_32_ADDR_REG_WIDTH-1:0] msi_32_addr_reg_csrbus_read_data;
//====================================================================
//====================================================================
// synopsys translate_off
wire omni_ld; // Omni load
// vlint flag_dangling_net_within_module off
// vlint flag_net_has_no_load off
wire [`FIRE_DLC_IMU_ICS_CSR_MSI_32_ADDR_REG_WIDTH - 1:0] omni_data;
// vlint flag_dangling_net_within_module on
// vlint flag_net_has_no_load on
wire clk; // Clock signal
wire rst_l; // Reset signal
// vlint flag_dangling_net_within_module off
// vlint flag_net_has_no_load off
wire [`FIRE_CSRBUS_DATA_WIDTH-1:0] csrbus_wr_data; // SW write data
// vlint flag_dangling_net_within_module on
// vlint flag_net_has_no_load on
wire [`FIRE_DLC_IMU_ICS_CSR_MSI_32_ADDR_REG_WIDTH-1:0] msi_32_addr_reg_csrbus_read_data;
//====================================================================
//====================================================================
wire [15:0] reset_addr = 16'h0;
//----- Active high reset wires
wire rst_l_active_high = ~rst_l;
//====================================================
// Instantiation of flops
//====================================================
assign msi_32_addr_reg_csrbus_read_data[0] = 1'b0; // bit 0
assign msi_32_addr_reg_csrbus_read_data[1] = 1'b0; // bit 1
assign msi_32_addr_reg_csrbus_read_data[2] = 1'b0; // bit 2
assign msi_32_addr_reg_csrbus_read_data[3] = 1'b0; // bit 3
assign msi_32_addr_reg_csrbus_read_data[4] = 1'b0; // bit 4
assign msi_32_addr_reg_csrbus_read_data[5] = 1'b0; // bit 5
assign msi_32_addr_reg_csrbus_read_data[6] = 1'b0; // bit 6
assign msi_32_addr_reg_csrbus_read_data[7] = 1'b0; // bit 7
assign msi_32_addr_reg_csrbus_read_data[8] = 1'b0; // bit 8
assign msi_32_addr_reg_csrbus_read_data[9] = 1'b0; // bit 9
assign msi_32_addr_reg_csrbus_read_data[10] = 1'b0; // bit 10
assign msi_32_addr_reg_csrbus_read_data[11] = 1'b0; // bit 11
assign msi_32_addr_reg_csrbus_read_data[12] = 1'b0; // bit 12
assign msi_32_addr_reg_csrbus_read_data[13] = 1'b0; // bit 13
assign msi_32_addr_reg_csrbus_read_data[14] = 1'b0; // bit 14
assign msi_32_addr_reg_csrbus_read_data[15] = 1'b0; // bit 15
// synopsys translate_off
.omni_data (omni_data[16]),
.rst (rst_l_active_high),
.rst_val (reset_addr[0]),
.csr_data (csrbus_wr_data[16]),
.q (msi_32_addr_reg_csrbus_read_data[16])
// synopsys translate_off
.omni_data (omni_data[17]),
.rst (rst_l_active_high),
.rst_val (reset_addr[1]),
.csr_data (csrbus_wr_data[17]),
.q (msi_32_addr_reg_csrbus_read_data[17])
// synopsys translate_off
.omni_data (omni_data[18]),
.rst (rst_l_active_high),
.rst_val (reset_addr[2]),
.csr_data (csrbus_wr_data[18]),
.q (msi_32_addr_reg_csrbus_read_data[18])
// synopsys translate_off
.omni_data (omni_data[19]),
.rst (rst_l_active_high),
.rst_val (reset_addr[3]),
.csr_data (csrbus_wr_data[19]),
.q (msi_32_addr_reg_csrbus_read_data[19])
// synopsys translate_off
.omni_data (omni_data[20]),
.rst (rst_l_active_high),
.rst_val (reset_addr[4]),
.csr_data (csrbus_wr_data[20]),
.q (msi_32_addr_reg_csrbus_read_data[20])
// synopsys translate_off
.omni_data (omni_data[21]),
.rst (rst_l_active_high),
.rst_val (reset_addr[5]),
.csr_data (csrbus_wr_data[21]),
.q (msi_32_addr_reg_csrbus_read_data[21])
// synopsys translate_off
.omni_data (omni_data[22]),
.rst (rst_l_active_high),
.rst_val (reset_addr[6]),
.csr_data (csrbus_wr_data[22]),
.q (msi_32_addr_reg_csrbus_read_data[22])
// synopsys translate_off
.omni_data (omni_data[23]),
.rst (rst_l_active_high),
.rst_val (reset_addr[7]),
.csr_data (csrbus_wr_data[23]),
.q (msi_32_addr_reg_csrbus_read_data[23])
// synopsys translate_off
.omni_data (omni_data[24]),
.rst (rst_l_active_high),
.rst_val (reset_addr[8]),
.csr_data (csrbus_wr_data[24]),
.q (msi_32_addr_reg_csrbus_read_data[24])
// synopsys translate_off
.omni_data (omni_data[25]),
.rst (rst_l_active_high),
.rst_val (reset_addr[9]),
.csr_data (csrbus_wr_data[25]),
.q (msi_32_addr_reg_csrbus_read_data[25])
// synopsys translate_off
.omni_data (omni_data[26]),
.rst (rst_l_active_high),
.rst_val (reset_addr[10]),
.csr_data (csrbus_wr_data[26]),
.q (msi_32_addr_reg_csrbus_read_data[26])
// synopsys translate_off
.omni_data (omni_data[27]),
.rst (rst_l_active_high),
.rst_val (reset_addr[11]),
.csr_data (csrbus_wr_data[27]),
.q (msi_32_addr_reg_csrbus_read_data[27])
// synopsys translate_off
.omni_data (omni_data[28]),
.rst (rst_l_active_high),
.rst_val (reset_addr[12]),
.csr_data (csrbus_wr_data[28]),
.q (msi_32_addr_reg_csrbus_read_data[28])
// synopsys translate_off
.omni_data (omni_data[29]),
.rst (rst_l_active_high),
.rst_val (reset_addr[13]),
.csr_data (csrbus_wr_data[29]),
.q (msi_32_addr_reg_csrbus_read_data[29])
// synopsys translate_off
.omni_data (omni_data[30]),
.rst (rst_l_active_high),
.rst_val (reset_addr[14]),
.csr_data (csrbus_wr_data[30]),
.q (msi_32_addr_reg_csrbus_read_data[30])
// synopsys translate_off
.omni_data (omni_data[31]),
.rst (rst_l_active_high),
.rst_val (reset_addr[15]),
.csr_data (csrbus_wr_data[31]),
.q (msi_32_addr_reg_csrbus_read_data[31])
assign msi_32_addr_reg_csrbus_read_data[32] = 1'b0; // bit 32
assign msi_32_addr_reg_csrbus_read_data[33] = 1'b0; // bit 33
assign msi_32_addr_reg_csrbus_read_data[34] = 1'b0; // bit 34
assign msi_32_addr_reg_csrbus_read_data[35] = 1'b0; // bit 35
assign msi_32_addr_reg_csrbus_read_data[36] = 1'b0; // bit 36
assign msi_32_addr_reg_csrbus_read_data[37] = 1'b0; // bit 37
assign msi_32_addr_reg_csrbus_read_data[38] = 1'b0; // bit 38
assign msi_32_addr_reg_csrbus_read_data[39] = 1'b0; // bit 39
assign msi_32_addr_reg_csrbus_read_data[40] = 1'b0; // bit 40
assign msi_32_addr_reg_csrbus_read_data[41] = 1'b0; // bit 41
assign msi_32_addr_reg_csrbus_read_data[42] = 1'b0; // bit 42
assign msi_32_addr_reg_csrbus_read_data[43] = 1'b0; // bit 43
assign msi_32_addr_reg_csrbus_read_data[44] = 1'b0; // bit 44
assign msi_32_addr_reg_csrbus_read_data[45] = 1'b0; // bit 45
assign msi_32_addr_reg_csrbus_read_data[46] = 1'b0; // bit 46
assign msi_32_addr_reg_csrbus_read_data[47] = 1'b0; // bit 47
assign msi_32_addr_reg_csrbus_read_data[48] = 1'b0; // bit 48
assign msi_32_addr_reg_csrbus_read_data[49] = 1'b0; // bit 49
assign msi_32_addr_reg_csrbus_read_data[50] = 1'b0; // bit 50
assign msi_32_addr_reg_csrbus_read_data[51] = 1'b0; // bit 51
assign msi_32_addr_reg_csrbus_read_data[52] = 1'b0; // bit 52
assign msi_32_addr_reg_csrbus_read_data[53] = 1'b0; // bit 53
assign msi_32_addr_reg_csrbus_read_data[54] = 1'b0; // bit 54
assign msi_32_addr_reg_csrbus_read_data[55] = 1'b0; // bit 55
assign msi_32_addr_reg_csrbus_read_data[56] = 1'b0; // bit 56
assign msi_32_addr_reg_csrbus_read_data[57] = 1'b0; // bit 57
assign msi_32_addr_reg_csrbus_read_data[58] = 1'b0; // bit 58
assign msi_32_addr_reg_csrbus_read_data[59] = 1'b0; // bit 59
assign msi_32_addr_reg_csrbus_read_data[60] = 1'b0; // bit 60
assign msi_32_addr_reg_csrbus_read_data[61] = 1'b0; // bit 61
assign msi_32_addr_reg_csrbus_read_data[62] = 1'b0; // bit 62
assign msi_32_addr_reg_csrbus_read_data[63] = 1'b0; // bit 63
endmodule // dmu_imu_ics_csr_msi_32_addr_reg_entry