// ========== Copyright Header Begin ==========================================
// OpenSPARC T2 Processor File: niu_sram_lib.v
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// ========== Copyright Header End ============================================
// George: from Carlos's 11/12/2004 emails
module niu_sram_msff_ctl_macro__width_9 (
assign fdin[8:0] = din[8:0];
module niu_sram_msff_ctl_macro__width_14 (
assign fdin[13:0] = din[13:0];
module niu_sram_msff_ctl_macro__width_18 (
assign fdin[17:0] = din[17:0];
module niu_sram_msff_ctl_macro__width_20 (
assign fdin[19:0] = din[19:0];
module niu_sram_msff_ctl_macro__width_22 (
assign fdin[21:0] = din[21:0];
module niu_sram_msff_ctl_macro__width_152 (
assign fdin[151:0] = din[151:0];
mb1_cl_sc1_msff_4x d0_0 (
mb1_cl_sc1_msff_4x d0_1 (
mb1_cl_sc1_msff_4x d0_2 (
mb1_cl_sc1_msff_4x d0_3 (
mb1_cl_sc1_msff_4x d0_4 (
mb1_cl_sc1_msff_4x d0_5 (
mb1_cl_sc1_msff_4x d0_6 (
mb1_cl_sc1_msff_4x d0_7 (
mb1_cl_sc1_msff_4x d0_8 (
mb1_cl_sc1_msff_4x d0_9 (
mb1_cl_sc1_msff_4x d0_10 (
mb1_cl_sc1_msff_4x d0_11 (
mb1_cl_sc1_msff_4x d0_12 (
mb1_cl_sc1_msff_4x d0_13 (
mb1_cl_sc1_msff_4x d0_14 (
mb1_cl_sc1_msff_4x d0_15 (
mb1_cl_sc1_msff_4x d0_16 (
mb1_cl_sc1_msff_4x d0_17 (
mb1_cl_sc1_msff_4x d0_18 (
mb1_cl_sc1_msff_4x d0_19 (
mb1_cl_sc1_msff_4x d0_20 (
mb1_cl_sc1_msff_4x d0_21 (
mb1_cl_sc1_msff_4x d0_22 (
mb1_cl_sc1_msff_4x d0_23 (
mb1_cl_sc1_msff_4x d0_24 (
mb1_cl_sc1_msff_4x d0_25 (
mb1_cl_sc1_msff_4x d0_26 (
mb1_cl_sc1_msff_4x d0_27 (
mb1_cl_sc1_msff_4x d0_28 (
mb1_cl_sc1_msff_4x d0_29 (
mb1_cl_sc1_msff_4x d0_30 (
mb1_cl_sc1_msff_4x d0_31 (
mb1_cl_sc1_msff_4x d0_32 (
mb1_cl_sc1_msff_4x d0_33 (
mb1_cl_sc1_msff_4x d0_34 (
mb1_cl_sc1_msff_4x d0_35 (
mb1_cl_sc1_msff_4x d0_36 (
mb1_cl_sc1_msff_4x d0_37 (
mb1_cl_sc1_msff_4x d0_38 (
mb1_cl_sc1_msff_4x d0_39 (
mb1_cl_sc1_msff_4x d0_40 (
mb1_cl_sc1_msff_4x d0_41 (
mb1_cl_sc1_msff_4x d0_42 (
mb1_cl_sc1_msff_4x d0_43 (
mb1_cl_sc1_msff_4x d0_44 (
mb1_cl_sc1_msff_4x d0_45 (
mb1_cl_sc1_msff_4x d0_46 (
mb1_cl_sc1_msff_4x d0_47 (
mb1_cl_sc1_msff_4x d0_48 (
mb1_cl_sc1_msff_4x d0_49 (
mb1_cl_sc1_msff_4x d0_50 (
mb1_cl_sc1_msff_4x d0_51 (
mb1_cl_sc1_msff_4x d0_52 (
mb1_cl_sc1_msff_4x d0_53 (
mb1_cl_sc1_msff_4x d0_54 (
mb1_cl_sc1_msff_4x d0_55 (
mb1_cl_sc1_msff_4x d0_56 (
mb1_cl_sc1_msff_4x d0_57 (
mb1_cl_sc1_msff_4x d0_58 (
mb1_cl_sc1_msff_4x d0_59 (
mb1_cl_sc1_msff_4x d0_60 (
mb1_cl_sc1_msff_4x d0_61 (
mb1_cl_sc1_msff_4x d0_62 (
mb1_cl_sc1_msff_4x d0_63 (
mb1_cl_sc1_msff_4x d0_64 (
mb1_cl_sc1_msff_4x d0_65 (
mb1_cl_sc1_msff_4x d0_66 (
mb1_cl_sc1_msff_4x d0_67 (
mb1_cl_sc1_msff_4x d0_68 (
mb1_cl_sc1_msff_4x d0_69 (
mb1_cl_sc1_msff_4x d0_70 (
mb1_cl_sc1_msff_4x d0_71 (
mb1_cl_sc1_msff_4x d0_72 (
mb1_cl_sc1_msff_4x d0_73 (
mb1_cl_sc1_msff_4x d0_74 (
mb1_cl_sc1_msff_4x d0_75 (
mb1_cl_sc1_msff_4x d0_76 (
mb1_cl_sc1_msff_4x d0_77 (
mb1_cl_sc1_msff_4x d0_78 (
mb1_cl_sc1_msff_4x d0_79 (
mb1_cl_sc1_msff_4x d0_80 (
mb1_cl_sc1_msff_4x d0_81 (
mb1_cl_sc1_msff_4x d0_82 (
mb1_cl_sc1_msff_4x d0_83 (
mb1_cl_sc1_msff_4x d0_84 (
mb1_cl_sc1_msff_4x d0_85 (
mb1_cl_sc1_msff_4x d0_86 (
mb1_cl_sc1_msff_4x d0_87 (
mb1_cl_sc1_msff_4x d0_88 (
mb1_cl_sc1_msff_4x d0_89 (
mb1_cl_sc1_msff_4x d0_90 (
mb1_cl_sc1_msff_4x d0_91 (
mb1_cl_sc1_msff_4x d0_92 (
mb1_cl_sc1_msff_4x d0_93 (
mb1_cl_sc1_msff_4x d0_94 (
mb1_cl_sc1_msff_4x d0_95 (
mb1_cl_sc1_msff_4x d0_96 (
mb1_cl_sc1_msff_4x d0_97 (
mb1_cl_sc1_msff_4x d0_98 (
mb1_cl_sc1_msff_4x d0_99 (
mb1_cl_sc1_msff_4x d0_100 (
mb1_cl_sc1_msff_4x d0_101 (
mb1_cl_sc1_msff_4x d0_102 (
mb1_cl_sc1_msff_4x d0_103 (
mb1_cl_sc1_msff_4x d0_104 (
mb1_cl_sc1_msff_4x d0_105 (
mb1_cl_sc1_msff_4x d0_106 (
mb1_cl_sc1_msff_4x d0_107 (
mb1_cl_sc1_msff_4x d0_108 (
mb1_cl_sc1_msff_4x d0_109 (
mb1_cl_sc1_msff_4x d0_110 (
mb1_cl_sc1_msff_4x d0_111 (
mb1_cl_sc1_msff_4x d0_112 (
mb1_cl_sc1_msff_4x d0_113 (
mb1_cl_sc1_msff_4x d0_114 (
mb1_cl_sc1_msff_4x d0_115 (
mb1_cl_sc1_msff_4x d0_116 (
mb1_cl_sc1_msff_4x d0_117 (
mb1_cl_sc1_msff_4x d0_118 (
mb1_cl_sc1_msff_4x d0_119 (
mb1_cl_sc1_msff_4x d0_120 (
mb1_cl_sc1_msff_4x d0_121 (
mb1_cl_sc1_msff_4x d0_122 (
mb1_cl_sc1_msff_4x d0_123 (
mb1_cl_sc1_msff_4x d0_124 (
mb1_cl_sc1_msff_4x d0_125 (
mb1_cl_sc1_msff_4x d0_126 (
mb1_cl_sc1_msff_4x d0_127 (
mb1_cl_sc1_msff_4x d0_128 (
mb1_cl_sc1_msff_4x d0_129 (
mb1_cl_sc1_msff_4x d0_130 (
mb1_cl_sc1_msff_4x d0_131 (
mb1_cl_sc1_msff_4x d0_132 (
mb1_cl_sc1_msff_4x d0_133 (
mb1_cl_sc1_msff_4x d0_134 (
mb1_cl_sc1_msff_4x d0_135 (
mb1_cl_sc1_msff_4x d0_136 (
mb1_cl_sc1_msff_4x d0_137 (
mb1_cl_sc1_msff_4x d0_138 (
mb1_cl_sc1_msff_4x d0_139 (
mb1_cl_sc1_msff_4x d0_140 (
mb1_cl_sc1_msff_4x d0_141 (
mb1_cl_sc1_msff_4x d0_142 (
mb1_cl_sc1_msff_4x d0_143 (
mb1_cl_sc1_msff_4x d0_144 (
mb1_cl_sc1_msff_4x d0_145 (
mb1_cl_sc1_msff_4x d0_146 (
mb1_cl_sc1_msff_4x d0_147 (
mb1_cl_sc1_msff_4x d0_148 (
mb1_cl_sc1_msff_4x d0_149 (
mb1_cl_sc1_msff_4x d0_150 (
mb1_cl_sc1_msff_4x d0_151 (