* ========== Copyright Header Begin ==========================================
* OpenSPARC T2 Processor File: tso_n1_self_mod2.s
* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
* For the avoidance of doubt, and except that if any non-GPL license
* choice is available it will apply instead, Sun elects to use only
* the General Public License version 2 (GPLv2) at this time for any
* software where a choice of GPL license versions is made
* available with the language indicating that GPLv2 or any later version
* may be used, or where a choice of which version of the GPL is applied is
* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
* CA 95054 USA or visit www.sun.com if you need additional information or
* ========== Copyright Header End ============================================
#define MAIN_BASE_DATA_ADDR 0x160000
#define MAIN_BASE_TEXT_ADDR 0x150000
#define MAIN_BASE_DATA_ADDR_RA 0x100160000
#define MAIN_BASE_TEXT_ADDR_RA 0x100150000
#define USER_PAGE_CUSTOM_MAP
SECTION .MAIN TEXT_VA=0x150000, DATA_VA=0x160000
RA=MAIN_BASE_TEXT_ADDR_RA,
PA=ra2pa(MAIN_BASE_TEXT_ADDR_RA,0),
part_0_ctx_nonzero_tsb_config_0,
TTE_G=0, TTE_Context=PCONTEXT, TTE_V=1, TTE_Size=0, TTE_NFO=0,
TTE_IE=0, TTE_Soft2=0, TTE_Diag=0, TTE_Soft=0,
TTE_L=0, TTE_CP=1, TTE_CV=1, TTE_E=0, TTE_EP=1, TTE_P=0, TTE_W=1
RA=MAIN_BASE_DATA_ADDR_RA,
PA=ra2pa(MAIN_BASE_DATA_ADDR_RA,0),
part_0_ctx_nonzero_tsb_config_0,
TTE_G=0, TTE_Context=PCONTEXT, TTE_V=1, TTE_Size=0, TTE_NFO=0,
TTE_IE=0, TTE_Soft2=0, TTE_Diag=0, TTE_Soft=0,
TTE_L=0, TTE_CP=1, TTE_CV=1, TTE_E=0, TTE_P=0, TTE_W=1
add %g0, 0x20, %i3 ! loop counter
set main2,%i0 !get some known data into the store reg.
set main1,%i1 !change the data at main1
flush %i1 !update the I$ to be consistent with the E$
jmpl %i0,%o7 !the jump causes a new cache line to be
nop !loaded into the ecache and the icache.
set main3,%i0 !get some known data into the store reg.
set main1,%i1 !change the data at main1
flush %i1 !update the I$ to be consistent with the E$
jmpl %i0,%o7 !the jump causes a new cache line to be
nop !loaded into the ecache and the icache.
set main4,%i0 !get some known data into the store reg.
set main1,%i1 !change the data at main1
flush %i1 !update the I$ to be consistent with the E$
jmpl %i0,%o7 !the jump causes a new cache line to be
nop !loaded into the ecache and the icache.
set main5,%i0 !get some known data into the store reg.
set main1,%i1 !change the data at main1
flush %i1 !update the I$ to be consistent with the E$
jmpl %i0,%o7 !the jump causes a new cache line to be
nop !loaded into the ecache and the icache.
set main6,%i0 !get some known data into the store reg.
set main1,%i1 !change the data at main1
flush %i1 !update the I$ to be consistent with the E$
! the point of these next two pages is to have text pages that
! can be written and read
! The first page holds 2 cache lines worth, the second page has 1 cache line.
mov 1,%l0 ! Replaced with copied_code second pass
/***********************************************************************
***********************************************************************/
projects / OpenSPARC-T2-DV / blob