Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / niu / vera / niu_pio / include / pcs_memory_map.vri
// ========== Copyright Header Begin ==========================================
//
// OpenSPARC T2 Processor File: pcs_memory_map.vri
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
//
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
//
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
//
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// have any questions.
//
// ========== Copyright Header End ============================================
#include "neptune_memory_map.vri"
#define PCS_MII_CONTROL (12'h000 << 1)
#define PCS_MII_STATUS (12'h004 << 1)
#define PCS_MII_ADVERTISEMENT (12'h008 << 1)
#define PCS_MII_LINK_PARTNER_ABILITY (12'h00C << 1)
#define PCS_CONFIGURATION (12'h010 << 1)
#define PCS_STATE_MACHINE (12'h014 << 1)
#define PCS_INTERRUPT_STATUS (12'h018 << 1)
#define PCS_DATAPATH_MODE (12'h050 << 1)
#define PCS_PACKET_COUNTER (12'h060 << 1)
// BASE ADDRESS FOR EACH PCS BLOCK
#define PCS0_BASE (MAC_ADDRESS_RANGE + PCS_0_RANGE)
#define PCS1_BASE (MAC_ADDRESS_RANGE + PCS_1_RANGE)
#define PCS2_BASE (MAC_ADDRESS_RANGE + PCS_2_RANGE)
#define PCS3_BASE (MAC_ADDRESS_RANGE + PCS_3_RANGE)