// ========== Copyright Header Begin ==========================================
// OpenSPARC T2 Processor File: dmu_ilu_cib_csr_pec_int_en.v
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// ========== Copyright Header End ============================================
module dmu_ilu_cib_csr_pec_int_en
pec_int_en_csrbus_read_data,
pec_int_en_pec_ilu_hw_read,
pec_int_en_pec_ue_hw_read,
pec_int_en_pec_ce_hw_read,
pec_int_en_pec_oe_hw_read
//====================================================================
//====================================================================
input rst_l; // Reset signal
input pec_int_en_w_ld; // SW load bus
input [`FIRE_CSRBUS_DATA_WIDTH-1:0] csrbus_wr_data; // SW write data
output [`FIRE_DLC_ILU_CIB_CSR_PEC_INT_EN_WIDTH-1:0] pec_int_en_csrbus_read_data;
output pec_int_en_pec_hw_read; // This signal provides the current value of
output pec_int_en_pec_ilu_hw_read; // This signal provides the current value of
output pec_int_en_pec_ue_hw_read; // This signal provides the current value of
output pec_int_en_pec_ce_hw_read; // This signal provides the current value of
output pec_int_en_pec_oe_hw_read; // This signal provides the current value of
//====================================================================
//====================================================================
wire rst_l; // Reset signal
wire pec_int_en_w_ld; // SW load bus
wire [`FIRE_CSRBUS_DATA_WIDTH-1:0] csrbus_wr_data; // SW write data
wire [`FIRE_DLC_ILU_CIB_CSR_PEC_INT_EN_WIDTH-1:0] pec_int_en_csrbus_read_data;
wire pec_int_en_pec_hw_read; // This signal provides the current value of
wire pec_int_en_pec_ilu_hw_read; // This signal provides the current value of
wire pec_int_en_pec_ue_hw_read; // This signal provides the current value of
wire pec_int_en_pec_ce_hw_read; // This signal provides the current value of
wire pec_int_en_pec_oe_hw_read; // This signal provides the current value of
//====================================================================
//====================================================================
// synopsys translate_off
reg [`FIRE_DLC_ILU_CIB_CSR_PEC_INT_EN_WIDTH-1:0] omni_data;
// vlint flag_unsynthesizable_initial off
omni_data = `FIRE_DLC_ILU_CIB_CSR_PEC_INT_EN_WIDTH'b0;
end// vlint flag_unsynthesizable_initial on
//----- Hardware Data Out Mux Assignments
assign pec_int_en_pec_hw_read=
pec_int_en_csrbus_read_data [63];
assign pec_int_en_pec_ilu_hw_read=
pec_int_en_csrbus_read_data [3];
assign pec_int_en_pec_ue_hw_read=
pec_int_en_csrbus_read_data [2];
assign pec_int_en_pec_ce_hw_read=
pec_int_en_csrbus_read_data [1];
assign pec_int_en_pec_oe_hw_read=
pec_int_en_csrbus_read_data [0];
//====================================================================
// Instantiation of entries
//====================================================================
dmu_ilu_cib_csr_pec_int_en_entry pec_int_en_0
// synopsys translate_off
.csrbus_wr_data (csrbus_wr_data),
.pec_int_en_csrbus_read_data (pec_int_en_csrbus_read_data)
endmodule // dmu_ilu_cib_csr_pec_int_en