// ========== Copyright Header Begin ==========================================
// OpenSPARC T2 Processor File: dmu_psb_addr_decode.v
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// ========== Copyright Header End ============================================
module dmu_psb_addr_decode
daemon_transaction_in_progress,
stage_mux_only_ext_done_0_out,
//====================================================================
//====================================================================
input clk; // Clock signal
input daemon_csrbus_valid; // Daemon_Valid
input [`FIRE_CSRBUS_ADDR_WIDTH - 1:0] daemon_csrbus_addr; // Daemon_Addr
input [1:0] csrbus_src_bus; // Source bus
input daemon_csrbus_wr; // Read/Write signal
output daemon_csrbus_mapped; // mapped
output csrbus_acc_vio; // acc_vio
input daemon_transaction_in_progress; // daemon_transaction_in_progress
input instance_id; // Instance ID
output daemon_csrbus_done; // Operation is done
input stage_mux_only_ext_done_0_out; // Operation is done
output psb_dma_select; // select signal
output psb_pio_select; // select signal
//====================================================================
//====================================================================
wire clk; // Clock signal
wire daemon_csrbus_valid; // Daemon_Valid
wire [`FIRE_CSRBUS_ADDR_WIDTH - 1:0] daemon_csrbus_addr; // Daemon_Addr
wire [1:0] csrbus_src_bus; // Source bus
wire daemon_csrbus_wr; // Read/Write signal
wire daemon_csrbus_mapped; // mapped
wire csrbus_acc_vio; // acc_vio
wire daemon_transaction_in_progress; // daemon_transaction_in_progress
wire instance_id; // Instance ID
wire daemon_csrbus_done; // Operation is done
wire stage_mux_only_ext_done_0_out; // Operation is done
reg psb_dma_select; // select signal
reg psb_pio_select; // select signal
//====================================================================
//====================================================================
clocked_valid_pulse <= 1'b0;
clocked_valid <= daemon_csrbus_valid;
clocked_valid_pulse <= daemon_csrbus_valid & ~clocked_valid;
//====================================================================
//====================================================================
reg psb_dma_addr_decoded;
reg psb_pio_addr_decoded;
always @(daemon_csrbus_addr or daemon_csrbus_valid or instance_id)
if (~daemon_csrbus_valid)
psb_dma_addr_decoded = 1'b0;
psb_pio_addr_decoded = 1'b0;
`FIRE_DLC_PSB_INSTANCE_ID_VALUE_A:
{5'b0,daemon_csrbus_addr[26:5]} ==
`FIRE_DLC_PSB_CSR_A_PSB_DMA_HW_ADDR >>
`FIRE_DLC_PSB_CSR_PSB_DMA_LOW_ADDR_WIDTH;
{4'b0,daemon_csrbus_addr[26:4]} ==
`FIRE_DLC_PSB_CSR_A_PSB_PIO_HW_ADDR >>
`FIRE_DLC_PSB_CSR_PSB_PIO_LOW_ADDR_WIDTH;
`FIRE_DLC_PSB_INSTANCE_ID_VALUE_B:
{5'b0,daemon_csrbus_addr[26:5]} ==
`FIRE_DLC_PSB_CSR_B_PSB_DMA_HW_ADDR >>
`FIRE_DLC_PSB_CSR_PSB_DMA_LOW_ADDR_WIDTH;
{4'b0,daemon_csrbus_addr[26:4]} ==
`FIRE_DLC_PSB_CSR_B_PSB_PIO_HW_ADDR >>
`FIRE_DLC_PSB_CSR_PSB_PIO_LOW_ADDR_WIDTH;
psb_dma_addr_decoded = 1'b0;
psb_pio_addr_decoded = 1'b0;
// vlint flag_system_call off
// synopsys translate_off
begin // axis tbcall_region
`ifdef PR_ERROR if ($time > 1 && rst_l) `PR_ERROR("dmu_psb_addr_decode",`MON_ERROR,"ERROR: Instance ID for module dmu_psb_csr is bad"); `endif
end // end of tbcall_region
// vlint flag_system_call on
//====================================================================
//====================================================================
//----- reg_acc_vio: psb_dma
always @(csrbus_src_bus or daemon_csrbus_wr or
daemon_transaction_in_progress)
if (daemon_transaction_in_progress | ~psb_dma_addr_decoded)
case ({csrbus_src_bus, daemon_csrbus_wr})
{`FIRE_CSRBUS_SRC_BUS_ENC_JTAG, 1'b0}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_SLOW, 1'b0}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_MED, 1'b0}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_FAST, 1'b0}:
{`FIRE_CSRBUS_SRC_BUS_ENC_JTAG, 1'b1}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_SLOW, 1'b1}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_MED, 1'b1}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_FAST, 1'b1}:
begin // axis tbcall_region
// vlint flag_system_call off
// synopsys translate_off
`ifdef PR_ERROR if ($time > 1 && rst_l) `PR_ERROR("dmu_psb_addr_decode",`MON_ERROR,"acc_vio: default case of dmu_psb_csr_a_psb_dma"); `endif
// vlint flag_system_call on
end // end of tbcall_region
//----- reg_acc_vio: psb_pio
always @(csrbus_src_bus or daemon_csrbus_wr or
daemon_transaction_in_progress)
if (daemon_transaction_in_progress | ~psb_pio_addr_decoded)
case ({csrbus_src_bus, daemon_csrbus_wr})
{`FIRE_CSRBUS_SRC_BUS_ENC_JTAG, 1'b0}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_SLOW, 1'b0}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_MED, 1'b0}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_FAST, 1'b0}:
{`FIRE_CSRBUS_SRC_BUS_ENC_JTAG, 1'b1}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_SLOW, 1'b1}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_MED, 1'b1}:
{`FIRE_CSRBUS_SRC_BUS_ENC_PIO_FAST, 1'b1}:
begin // axis tbcall_region
// vlint flag_system_call off
// synopsys translate_off
`ifdef PR_ERROR if ($time > 1 && rst_l) `PR_ERROR("dmu_psb_addr_decode",`MON_ERROR,"acc_vio: default case of dmu_psb_csr_a_psb_pio"); `endif
// vlint flag_system_call on
end // end of tbcall_region
//====================================================================
// Status: daemon_csrbus_mapped / csrbus_acc_vio
//====================================================================
//----- OUTPUT: daemon_csrbus_mapped
assign daemon_csrbus_mapped = clocked_valid_pulse &
//----- OUTPUT: csrbus_acc_vio
assign csrbus_acc_vio = clocked_valid_pulse &
//====================================================================
//====================================================================
//====================================================================
// Cycle Counter: Used for ExtReadTiming / ExtWriteTiming
//====================================================================
//====================================================================
// OUTPUT: daemon_csrbus_done (pipelining)
//====================================================================
//----- DONE for internal/extern registers
reg stage_1_daemon_csrbus_done_internal_0;
reg stage_2_daemon_csrbus_done_internal_0;
stage_1_daemon_csrbus_done_internal_0 <= 1'b0;
stage_1_daemon_csrbus_done_internal_0 <=
psb_dma_select & clocked_valid_pulse & daemon_csrbus_wr |
psb_pio_select & clocked_valid_pulse & daemon_csrbus_wr;
stage_2_daemon_csrbus_done_internal_0 <= 1'b0;
stage_2_daemon_csrbus_done_internal_0 <=
stage_1_daemon_csrbus_done_internal_0;
//----- OUTPUT: daemon_csrbus_done
assign daemon_csrbus_done = daemon_csrbus_valid &
stage_2_daemon_csrbus_done_internal_0 |
stage_mux_only_ext_done_0_out
endmodule // dmu_psb_addr_decode