// ========== Copyright Header Begin ==========================================
// OpenSPARC T2 Processor File: niu_zcp_fflp_intf.v
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// ========== Copyright Header End ============================================
/***************************************************************
* File Name : niu_zcp_fflp_intf.v
* Description : niu_zcp_fflp_intf
* Copyright (c) 2020, Sun Microsystems, Inc.
* Sun Proprietary and Confidential
* Design Notes: When adding more CAL states DON'T forget to
**************************************************************/
ififo_ren, ififo_dout, ififo_overrun, ififo_state,
clk, fflp_reset, fflp_zcp_wr, fflp_zcp_data
input [`IFIFO_W_R] fflp_zcp_data;// 27 bytes = 216 bits
output [`IFIFO_W_R] ififo_dout;
output [2:0] ififo_state;
wire [5:0] reset = fflp_reset;
// Beginning of automatic wires (for undeclared instantiated-module outputs)
wire empty; // From niu_zcp_fflp_ififo of niu_zcp_ififo.v
wire ififo_ren1; // From niu_zcp_ififo_sm of niu_zcp_ififo_sm.v
niu_zcp_ififo niu_zcp_fflp_ififo
.ififo_dout (ififo_dout[`IFIFO_W_R]),
.ififo_overrun (ififo_overrun),
.ififo_ren1 (ififo_ren1),
.fflp_zcp_wr (fflp_zcp_wr[4:0]),
.fflp_zcp_data (fflp_zcp_data[`IFIFO_W_R]));
niu_zcp_ififo_sm niu_zcp_ififo_sm
.ififo_ren1 (ififo_ren1),
.ififo_ren (ififo_ren[2:0]),
.ififo_state (ififo_state[2:0]),
endmodule // niu_zcp_fflp_intf