// ========== Copyright Header Begin ==========================================
// OpenSPARC T2 Processor File: dmu_common_ccc_fsm.v
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// ========== Copyright Header End ============================================
module dmu_common_ccc_fsm
// ----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
parameter IDLE = 3'b000, // state machine states
// ----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
input [`FIRE_CSR_TOUT_BITS] done_timeout_value;
output [`FIRE_CSR_STTS_BITS] fsm2cdp_stts;
// ----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
reg [`FIRE_CSR_STTS_BITS] fsm2cdp_stts;
reg [2:0] state, nxt_state;
reg [`FIRE_CSR_TOUT_BITS] timer, nxt_timer;
// ----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
// arb valid and map error
wire arb_vld = arb2fsm_valid;
wire map_err = cdp2fsm_error;
// access violation, request valid, and response valid
wire acc_vio = dep2fsm_valid & dep2fsm_mapped & dep2fsm_done & dep2fsm_acc_vio;
wire map_vld = dep2fsm_valid & dep2fsm_mapped & ~dep2fsm_done & ~dep2fsm_acc_vio;
wire req_vld = dep2fsm_valid & ~dep2fsm_mapped & ~dep2fsm_done & ~dep2fsm_acc_vio;
wire rsp_vld = dep2fsm_valid & dep2fsm_mapped & dep2fsm_done & ~dep2fsm_acc_vio;
always @ (state or arb_vld or acc_vio or map_err or map_vld or
req_vld or rsp_vld or timeout) begin
case (state) // synopsys parallel_case
if (!arb_vld) nxt_state = IDLE;
else if (map_err) nxt_state = MDTO;
if (req_vld) nxt_state = WAIT;
if (map_vld) nxt_state = MAPD;
else if (acc_vio) nxt_state = AVIO;
else if (rsp_vld) nxt_state = DONE;
else if (timeout) nxt_state = MDTO;
if (rsp_vld) nxt_state = DONE;
else if (timeout) nxt_state = MDTO;
always @ (state or timer or done_timeout_value) begin
fsm2cdp_stts = `FIRE_CSR_HOST_DONE_STATUS_SUCCESS;
nxt_timer = done_timeout_value;
case (state) // synopsys parallel_case
fsm2cdp_stts = `FIRE_CSR_HOST_DONE_STATUS_MAP_DONE_TIMEOUT;
fsm2cdp_stts = `FIRE_CSR_HOST_DONE_STATUS_ACCESS_VIO;
// ----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
always @ (posedge clk) begin
always @ (posedge clk) begin
endmodule // dmu_common_ccc_fsm