* ========== Copyright Header Begin ==========================================
* OpenSPARC T2 Processor File: n2_err_ncu_peu_piord_eie.s
* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
* For the avoidance of doubt, and except that if any non-GPL license
* choice is available it will apply instead, Sun elects to use only
* the General Public License version 2 (GPLv2) at this time for any
* software where a choice of GPL license versions is made
* available with the language indicating that GPLv2 or any later version
* may be used, or where a choice of which version of the GPL is applied is
* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
* CA 95054 USA or visit www.sun.com if you need additional information or
* ========== Copyright Header End ============================================
#define ENABLE_PCIE_LINK_TRAINING
#define MAIN_PAGE_HV_ALSO
#define IO_RD_ADDR mpeval((N2_PCIE_BASE_ADDR + (IOCFG_OFFSET_BASE_REG_DATA & 0x7fffffffffffffff)) | IO_ACCESS_PA)
#define H_HT0_Data_access_Error_0x32 My_Data_access_error_trap
/************************************************************************
************************************************************************/
.global My_Data_access_error_trap
setx SOC_ESR_REG, %l7, %i0
setx SOC_EIE_REG, %l7, %i3
setx SOC_EJR_REG, %l7, %i3
! select an IO address in PCI address range and transmit the command to NCU
setx IO_RD_ADDR, %g1, %g2
! load byte - all byte offsets within an octlet
ldub [%g2 + 1*8 + 0], %l0
/******************************
******************************/
setx SOC_PER_REG, %l7, %i0
setx 0x8000000000000000, %l7, %o3 !valid bit
/* It will take trap whether EIE enabled or not as ld return data has the error bit set
But if EIE is not set ESR data will not be copied to PER
If EIE is set ESR data will be copied to ESR
But for EIE set, ESR data might not be zero if followed by transaction
again causes the error to be set; though in this case ESR should be zero
as we dont have any following DMU PIO transaction, so no more error and esr is zero
setx SOC_PER_REG, %l7, %i0
! Check if a Corrected ECC Trap happened
/*************************************/
/********************************/
My_Data_access_error_trap:
/************************************************************************
************************************************************************/
SECTION .DATA DATA_VA=IO_RD_ADDR
.xword 0xdeadbeefdeadbeef
.xword 0x1101010101010101
.xword 0x0122010101010101
.xword 0x0101330101010101
.xword 0x0101014401010101
.xword 0x0101010155010101
.xword 0x0101010101660101
.xword 0x0101010101017701
.xword 0x0101010101010188
.xword 0x1122010101010101
.xword 0x0101334401010101
.xword 0x0101010155660101
.xword 0x0101010101017788
.xword 0x1122334401010101
.xword 0x0101010155667788
.xword 0xdeadbeefdeadbeef
/************************************************************************/