* ========== Copyright Header Begin ==========================================
* OpenSPARC T2 Processor File: interrupt_INT_MAN_vector.s
* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
* For the avoidance of doubt, and except that if any non-GPL license
* choice is available it will apply instead, Sun elects to use only
* the General Public License version 2 (GPLv2) at this time for any
* software where a choice of GPL license versions is made
* available with the language indicating that GPLv2 or any later version
* may be used, or where a choice of which version of the GPL is applied is
* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
* CA 95054 USA or visit www.sun.com if you need additional information or
* ========== Copyright Header End ============================================
#define MAIN_PAGE_HV_ALSO
#define INTR_WAIT_COUNT 0x10
#define H_HT0_Interrupt_0x60
#define My_HT0_Interrupt_0x60 \
/************************************************************************
************************************************************************/
/* Initialize the NCU for the interrupt. */
xor %g7, 0x2, %g7 ! Reset interrupt enable
! Initially set all the Interrupt Management Registers
! Later will set all those not used to have a different vector number
setx INT_MAN, %g1, %g2 ! %g2 = INT_MAN reg. addr.
setx INT_MAN_COUNT, %g1, %g4 ! %g4 = INT_MAN reg. count value
add %g2, INT_MAN_STEP, %g2
! Initialize the NIU for TX DMA interrupt.
NIU_TX_LD_IM0_INTR_ON_MARK( 0, %g1, %g2, %g3, %g4, 0, 0 )
or %g7, 0x2, %g7 ! Set interrupt enable
! Generate the interrupt via PIO write
setx TDMC_INTR_DBG, %g1, %g2
mov %g0, %g7 ! DMA channel 0
stxa %g4, [%g2]ASI_PRIMARY_LITTLE
! Do all the interrupts, 64, occur?
setx 0x1000, %g1, %g4 ! timeout loop count
setx user_data_start, %g1, %g2
! Read related interrupt registers to aid debugging
ldxa [%g0]ASI_INTR_RECEIVE, %i0
ldxa [%g0]ASI_SWVR_INTR_R, %i1
set 32, %g3 ! index for logical device number
setx LDG_NUM_STEP, %g1, %g4
ldxa [%g2]ASI_PRIMARY_LITTLE, %i3
ldxa [%g2]ASI_PRIMARY_LITTLE, %i4
ldxa [%g2]ASI_PRIMARY_LITTLE, %i5
ldxa [%g2]ASI_PRIMARY_LITTLE, %i6
set 32, %g3 ! index for logical device number
setx LD_IM0_STEP, %g1, %g4
ldxa [%g2]ASI_PRIMARY_LITTLE, %i7
ldxa [%g2]ASI_PRIMARY_LITTLE, %o1
ldxa [%g2]ASI_PRIMARY_LITTLE, %o2
ldxa [%g2]ASI_PRIMARY_LITTLE, %o3
setx TX_ENT_MSK, %g1, %g2
ldxa [%g2]ASI_PRIMARY_LITTLE, %o4
ldxa [%g2]ASI_PRIMARY_LITTLE, %o5
setx TDMC_INTR_DBG, %g1, %g2
ldxa [%g2]ASI_PRIMARY_LITTLE, %o6
/**********************************************************************
**********************************************************************/
! Get the expected vector number.
setx user_data_start, %l2, %l6
! Clear the interrupt in the core & get vector number
ldxa [%g0]ASI_SWVR_INTR_R, %l3
! Increment the expected vector number.
! Change the vector number to use in the NCU
setx INT_MAN, %l1, %l2 ! %g2 = INT_MAN reg. addr.
! Re-enable the interrupt in the NIU
setx LDGIMGN, %g1, %g2 ! LDGIMGN
setx 0x80000001, %g1, %g3
stxa %g3, [%g2]ASI_PRIMARY_LITTLE
! Re-enable the interrupt in the transmit DMA channel
setx TX_CS, %g1, %g2 ! TX_CS
ldxa [%g2]ASI_PRIMARY_LITTLE, %g0 ! Reset MK
! Generate another interrupt, but no more that 64
be Trap8 ! Branch if already done 64
setx TDMC_INTR_DBG, %g1, %g2
mov %g0, %g7 ! DMA channel 0
stxa %g4, [%g2]ASI_PRIMARY_LITTLE
/************************************************************************
************************************************************************/
/* These initialization is temporary, as there looks some bug in mempli */
SECTION SetRngConfig_init data_va=0x100000000
Name = SetRngConfig_init,
.xword 0x0060452301000484
/************************************************************************/
SECTION SetTxRingKick_init data_va=0x100000100
Name = SetTxRingKick_init,
.xword 0x0060452301000484
/************************************************************************/
SECTION SetTxLPMask1_init data_va=0x100000200
Name = SetTxLPMask1_init,
.xword 0x0060452301000484
/************************************************************************/
SECTION SetTxLPValue1_init data_va=0x100000300
Name = SetTxLPValue1_init,
.xword 0x0060452301000484
/************************************************************************/
SECTION SetTxLPRELOC1_init data_va=0x100000400
Name = SetTxLPRELOC1_init,
.xword 0x0060452301000484
/************************************************************************/
SECTION SetTxLPMask2_init data_va=0x100000500
Name = SetTxLPMask2_init,
.xword 0x0060452301000484
/************************************************************************/
SECTION SetTxLPValue2_init data_va=0x100000600
Name = SetTxLPValue2_init,
.xword 0x0060452301000484
/************************************************************************/
SECTION SetTxLPRELOC2_init data_va=0x100000700
Name = SetTxLPRELOC2_init,
.xword 0x0060452301000484
/************************************************************************/
SECTION SetTxLPValid_init data_va=0x100000800
Name = SetTxLPValid_init,
.xword 0x0060452301000484
/************************************************************************/