* ========== Copyright Header Begin ==========================================
* OpenSPARC T2 Processor File: memop_walk_one_addr.s
* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
* For the avoidance of doubt, and except that if any non-GPL license
* choice is available it will apply instead, Sun elects to use only
* the General Public License version 2 (GPLv2) at this time for any
* software where a choice of GPL license versions is made
* available with the language indicating that GPLv2 or any later version
* may be used, or where a choice of which version of the GPL is applied is
* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
* CA 95054 USA or visit www.sun.com if you need additional information or
* ========== Copyright Header End ============================================
#define MAIN_PAGE_NUCLEUS_ALSO
#define MAIN_PAGE_HV_ALSO
/************************************************************************
************************************************************************/
! First do for addr[6:0], all in same L2 cache line
set 1, %g7 ! %g7 = address to use
stb %g7, [%g7] ! addr = 0x1
mov %g7, %o0 ! Now flush that L2 cache line
sllx %g7, 1, %g7 ! addr = 0x2
mov %g7, %o0 ! Now flush that L2 cache line
sllx %g7, 1, %g7 ! addr = 0x4
mov %g7, %o0 ! Now flush that L2 cache line
sllx %g7, 1, %g7 ! addr = 0x8
mov %g7, %o0 ! Now flush that L2 cache line
sllx %g7, 1, %g7 ! addr = 0x10
mov %g7, %o0 ! Now flush that L2 cache line
sllx %g7, 1, %g7 ! addr = 0x20
mov %g7, %o0 ! Now flush that L2 cache line
! Now loop through addr = 0x40 to 0x8-0000-0000 (32 Gbyte)
! (max. mem. addr. in sim.)
setx 0x800000000, %g1, %g6 ! %g6 = ending address
/**********************************************************************
*********************************************************************/
! Assumes that %o0 contains VA that maps to L2$ line to be flushed.
! This is done by doing 16 loads from different addresses that alias
! to that line. Note that this will cause a writeback if the L2$
/************************************************************************
************************************************************************/
SECTION .DATA DATA_VA=0x70000000
.xword 0x0000000000000000
.align 0x40000 ! each 246kb, 0x40000, aliases to same L2$ line