* ========== Copyright Header Begin ==========================================
* OpenSPARC T2 Processor File: PCIeMem32Rd.s
* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
* For the avoidance of doubt, and except that if any non-GPL license
* choice is available it will apply instead, Sun elects to use only
* the General Public License version 2 (GPLv2) at this time for any
* software where a choice of GPL license versions is made
* available with the language indicating that GPLv2 or any later version
* may be used, or where a choice of which version of the GPL is applied is
* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
* CA 95054 USA or visit www.sun.com if you need additional information or
* ========== Copyright Header End ============================================
#define ENABLE_PCIE_LINK_TRAINING
/* #define MAIN_PAGE_NUCLEUS_ALSO */ /* Access main in priviledge mode */
#define MAIN_PAGE_HV_ALSO
#define MEM_RD_ADDR mpeval(N2_PCIE_BASE_ADDR + MEM32_OFFSET_BASE_REG_DATA)
#define BNE_TEST_FAIL bne test_failed
#define BNE_TEST_FAIL nop
/************************************************************************
************************************************************************/
! select a MEM address in PCI address range and transmit the command to NCU
! 1 byte loads, all 16 offsets
setx MEM_RD_ADDR, %g1, %g2
nop ! $EV trig_pc_d(1, @VA(.MAIN.byte_os0)) -> printf("\n byte_os0 \n")
! load half-word, 8 offsets within 16 bytes
setx MEM_RD_ADDR + 16, %g1, %g2
nop ! $EV trig_pc_d(1, @VA(.MAIN.halfwd_os0)) -> printf("\n halfwd_os0 \n")
! Load word, 4 offsets within 16 bytes
setx MEM_RD_ADDR + 32, %g1, %g2
nop ! $EV trig_pc_d(1, @VA(.MAIN.fullwd_os0)) -> printf("\n fullwd_os0 \n")
setx 0x30313233, %g1, %g4
setx 0x34353637, %g1, %g4
setx 0x38393a3b, %g1, %g4
setx 0x3c3d3e3f, %g1, %g4
! Load dword (8 bytes), 2 offsets within 16 bytes
setx MEM_RD_ADDR + 48, %g1, %g2
nop ! $EV trig_pc_d(1, @VA(.MAIN.dblwd_os0)) -> printf("\n dblwd_os0 \n")
setx 0x4041424344454647, %g1, %g4
setx 0x48494a4b4c4d4e4f, %g1, %g4
/************************************************************************
************************************************************************/
SECTION .DATA DATA_VA=MEM_RD_ADDR
data0: .xword 0x1011121314151617
.xword 0x18191a1b1c1d1e1f
data1: .xword 0x2021222324252627
.xword 0x28292a2b2c2d2e2f
data2: .xword 0x3031323334353637
.xword 0x38393a3b3c3d3e3f
data3: .xword 0x4041424344454647
.xword 0x48494a4b4c4d4e4f
data4: .xword 0x5051525354555657
.xword 0x58595a5b5c5d5e5f
/************************************************************************/