* ========== Copyright Header Begin ==========================================
* OpenSPARC T2 Processor File: spc_isa2mt_fail_fc_11.s
* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
* For the avoidance of doubt, and except that if any non-GPL license
* choice is available it will apply instead, Sun elects to use only
* the General Public License version 2 (GPLv2) at this time for any
* software where a choice of GPL license versions is made
* available with the language indicating that GPLv2 or any later version
* may be used, or where a choice of which version of the GPL is applied is
* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
* CA 95054 USA or visit www.sun.com if you need additional information or
* ========== Copyright Header End ============================================
.ident "FOCUSCASE: focus.pm,v 1.1 2003/04/23 17:53:39 somePerson Exp somePerson $ ./spc_basic_isa2.pl FOCUS_SEED=164301366"
.ident "BY somePerson ON Mon Aug 4 10:33:27 CDT 2003"
.ident "Using Instruction Hash for Focus :$Id: spc_isa2mt_fail_fc_11.s,v 1.3 2007/07/05 22:02:04 drp Exp $"
/************************************************************************
************************************************************************/
setx DIAG_DATA_AREA, %g1, %g3
!# Initialize registers ..
INIT_TH_FP_REG(%l7, %f0, 0x55555555aaaaaaaa)
INIT_TH_FP_REG(%l7, %f2, 0xaaaaaaaa55555555)
INIT_TH_FP_REG(%l7, %f4, 0xfedcba9876543210)
INIT_TH_FP_REG(%l7, %f6, 0x0123456789abcdef)
INIT_TH_FP_REG(%l7, %f8, 0x55aa55aaff00ff00)
INIT_TH_FP_REG(%l7, %f10, 0x1111111111111111)
INIT_TH_FP_REG(%l7, %f12, 0x8888888888888888)
INIT_TH_FP_REG(%l7, %f14, 0xfedcba9876543210)
!# Execute some ALU ops ..
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmul8x16al %f12, %f15, %f0
setx 0x34400001400, %l0, %l1
tsubcctv %l3, 0x091B, %g7
tsubcctv %o0, 0x14EB, %l5
setx 0x34400001400, %l0, %l1
tsubcctv %i0, 0x1297, %o7
fmul8ulx16 %f0, %f12, %f6
setx 0x34400001400, %l0, %l1
taddcctv %o1, 0x1BEA, %g6
fmuld8sux16 %f12, %f1, %f0
fmuld8sux16 %f9, %f13, %f8
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmul8ulx16 %f8, %f4, %f10
setx 0x34400001400, %l0, %l1
tsubcctv %o4, 0x1D8C, %i2
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmuld8ulx16 %f15, %f7, %f10
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!# Initialize registers ..
INIT_TH_FP_REG(%l7, %f0, 0x55555555aaaaaaaa)
INIT_TH_FP_REG(%l7, %f2, 0xaaaaaaaa55555555)
INIT_TH_FP_REG(%l7, %f4, 0xfedcba9876543210)
INIT_TH_FP_REG(%l7, %f6, 0x0123456789abcdef)
INIT_TH_FP_REG(%l7, %f8, 0x55aa55aaff00ff00)
INIT_TH_FP_REG(%l7, %f10, 0x1111111111111111)
INIT_TH_FP_REG(%l7, %f12, 0x8888888888888888)
INIT_TH_FP_REG(%l7, %f14, 0xfedcba9876543210)
!# Execute some ALU ops ..
setx 0x34400001400, %l0, %l1
fmovsneg %icc, %f11, %f11
taddcctv %i5, 0x0245, %o3
setx 0x34400001400, %l0, %l1
fmovdneg %icc, %f11, %f14
fmuld8sux16 %f10, %f7, %f12
fmul8x16al %f0, %f7, %f14
setx 0x34400001400, %l0, %l1
fmuld8sux16 %f3, %f8, %f14
setx 0x34400001400, %l0, %l1
fmul8x16al %f7, %f13, %f12
fmul8sux16 %f2, %f14, %f2
faligndata %f14, %f14, %f0
fandnot2s %f10, %f11, %f10
fmul8x16al %f12, %f8, %f10
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmul8ulx16 %f10, %f4, %f14
setx 0x34400001400, %l0, %l1
fmul8ulx16 %f14, %f10, %f0
fmuld8sux16 %f3, %f10, %f12
faligndata %f10, %f2, %f4
setx 0x34400001400, %l0, %l1
fandnot1s %f10, %f4, %f13
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmul8x16al %f6, %f14, %f4
fmul8sux16 %f2, %f12, %f12
fmul8x16au %f13, %f5, %f10
faligndata %f10, %f14, %f6
fmuld8sux16 %f4, %f11, %f14
fmul8x16au %f9, %f12, %f8
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!# Initialize registers ..
INIT_TH_FP_REG(%l7, %f0, 0x55555555aaaaaaaa)
INIT_TH_FP_REG(%l7, %f2, 0xaaaaaaaa55555555)
INIT_TH_FP_REG(%l7, %f4, 0xfedcba9876543210)
INIT_TH_FP_REG(%l7, %f6, 0x0123456789abcdef)
INIT_TH_FP_REG(%l7, %f8, 0x55aa55aaff00ff00)
INIT_TH_FP_REG(%l7, %f10, 0x1111111111111111)
INIT_TH_FP_REG(%l7, %f12, 0x8888888888888888)
INIT_TH_FP_REG(%l7, %f14, 0xfedcba9876543210)
!# Execute some ALU ops ..
fmul8x16al %f10, %f9, %f12
faligndata %f12, %f14, %f6
fmul8sux16 %f0, %f14, %f0
fmuld8sux16 %f12, %f5, %f0
fmul8ulx16 %f14, %f4, %f12
fmuld8sux16 %f4, %f9, %f6
setx 0x34400001400, %l0, %l1
tsubcctv %o2, 0x05D2, %o5
fmul8x16au %f7, %f14, %f8
faligndata %f14, %f2, %f4
tsubcctv %l5, 0x1F4A, %g5
setx 0x34400001400, %l0, %l1
fmul8ulx16 %f12, %f12, %f0
fmuld8ulx16 %f11, %f3, %f4
tsubcctv %i2, 0x03AA, %o1
fmul8x16al %f11, %f13, %f14
setx 0x34400001400, %l0, %l1
taddcctv %g4, 0x07B5, %g7
fmul8x16al %f11, %f0, %f8
taddcctv %l6, 0x170B, %g1
fmul8sux16 %f10, %f6, %f14
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!# Initialize registers ..
INIT_TH_FP_REG(%l7, %f0, 0x55555555aaaaaaaa)
INIT_TH_FP_REG(%l7, %f2, 0xaaaaaaaa55555555)
INIT_TH_FP_REG(%l7, %f4, 0xfedcba9876543210)
INIT_TH_FP_REG(%l7, %f6, 0x0123456789abcdef)
INIT_TH_FP_REG(%l7, %f8, 0x55aa55aaff00ff00)
INIT_TH_FP_REG(%l7, %f10, 0x1111111111111111)
INIT_TH_FP_REG(%l7, %f12, 0x8888888888888888)
INIT_TH_FP_REG(%l7, %f14, 0xfedcba9876543210)
!# Execute some ALU ops ..
fmul8ulx16 %f10, %f8, %f2
taddcctv %o5, 0x1A6B, %l2
faligndata %f4, %f2, %f12
fandnot1s %f13, %f10, %f2
fmuld8sux16 %f10, %f14, %f2
fmovrsgez %i7, %f12, %f12
fmul8ulx16 %f2, %f10, %f4
setx 0x34400001400, %l0, %l1
fmuld8sux16 %f7, %f12, %f2
fmuld8sux16 %f15, %f5, %f8
fmuld8ulx16 %f11, %f5, %f14
fmovsleu %xcc, %f15, %f14
fandnot2s %f2, %f12, %f11
faligndata %f4, %f10, %f8
setx 0x34400001400, %l0, %l1
fmovrsgez %l3, %f15, %f14
fmul8x16al %f12, %f13, %f14
taddcctv %l2, 0x00A4, %g3
fpsub16s %f13, %f12, %f13
fmuld8ulx16 %f12, %f11, %f8
fmovrdgez %o1, %f10, %f12
fmuld8ulx16 %f11, %f2, %f6
fmul8x16au %f12, %f1, %f4
fmuld8sux16 %f6, %f15, %f6
fmovrdgez %o3, %f12, %f14
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmul8sux16 %f8, %f4, %f14
fmul8x16au %f7, %f14, %f2
fmovdpos %icc, %f13, %f12
fmul8sux16 %f10, %f6, %f12
fmul8ulx16 %f4, %f4, %f14
fmuld8ulx16 %f0, %f5, %f4
setx 0x34400001400, %l0, %l1
faligndata %f14, %f6, %f8
fmul8ulx16 %f10, %f4, %f8
fmuld8sux16 %f7, %f8, %f4
faligndata %f14, %f12, %f10
fmovrdgez %i0, %f14, %f10
setx 0x34400001400, %l0, %l1
fmul8x16au %f7, %f6, %f12
fmovdneg %xcc, %f11, %f14
fmovdneg %icc, %f13, %f14
fpadd32s %f13, %f11, %f13
fandnot2 %f12, %f14, %f14
faligndata %f14, %f8, %f6
fmovspos %icc, %f14, %f13
fpadd16s %f15, %f11, %f13
fmul8ulx16 %f14, %f12, %f14
fmul8ulx16 %f10, %f10, %f0
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!# Initialize registers ..
INIT_TH_FP_REG(%l7, %f0, 0x55555555aaaaaaaa)
INIT_TH_FP_REG(%l7, %f2, 0xaaaaaaaa55555555)
INIT_TH_FP_REG(%l7, %f4, 0xfedcba9876543210)
INIT_TH_FP_REG(%l7, %f6, 0x0123456789abcdef)
INIT_TH_FP_REG(%l7, %f8, 0x55aa55aaff00ff00)
INIT_TH_FP_REG(%l7, %f10, 0x1111111111111111)
INIT_TH_FP_REG(%l7, %f12, 0x8888888888888888)
INIT_TH_FP_REG(%l7, %f14, 0xfedcba9876543210)
!# Execute some ALU ops ..
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmul8x16al %f8, %f0, %f10
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
faligndata %f12, %f12, %f8
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
faligndata %f6, %f14, %f14
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmovsneg %xcc, %f12, %f14
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmul8ulx16 %f4, %f10, %f10
fmuld8ulx16 %f11, %f11, %f10
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmovdpos %xcc, %f11, %f11
bleu,a,pt %icc, loop_1000
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
bneg,a,pt %xcc, loop_1015
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
bneg,a,pt %icc, loop_1029
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmul8sux16 %f6, %f12, %f0
setx 0x34400001400, %l0, %l1
bleu,a,pn %xcc, loop_1144
bpos,a,pn %icc, loop_1152
fmul8sux16 %f10, %f10, %f0
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!# Initialize registers ..
INIT_TH_FP_REG(%l7, %f0, 0x55555555aaaaaaaa)
INIT_TH_FP_REG(%l7, %f2, 0xaaaaaaaa55555555)
INIT_TH_FP_REG(%l7, %f4, 0xfedcba9876543210)
INIT_TH_FP_REG(%l7, %f6, 0x0123456789abcdef)
INIT_TH_FP_REG(%l7, %f8, 0x55aa55aaff00ff00)
INIT_TH_FP_REG(%l7, %f10, 0x1111111111111111)
INIT_TH_FP_REG(%l7, %f12, 0x8888888888888888)
INIT_TH_FP_REG(%l7, %f14, 0xfedcba9876543210)
!# Execute some ALU ops ..
setx 0x34400001400, %l0, %l1
fmovsneg %xcc, %f12, %f14
fmul8x16 %f14, %f12, %f10
faligndata %f4, %f2, %f10
fmuld8sux16 %f9, %f1, %f10
faligndata %f6, %f10, %f0
fmul8sux16 %f0, %f12, %f2
fmuld8sux16 %f3, %f10, %f4
fmuld8ulx16 %f14, %f3, %f14
fmuld8sux16 %f11, %f7, %f8
tsubcctv %g7, 0x097D, %g1
faligndata %f0, %f2, %f12
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
taddcctv %o6, 0x140F, %i7
tsubcctv %g6, 0x0824, %g4
fmul8x16al %f1, %f14, %f12
taddcctv %l4, 0x1CF1, %i1
fmuld8sux16 %f0, %f15, %f2
fmul8x16au %f7, %f14, %f8
fmul8ulx16 %f6, %f2, %f10
fmul8ulx16 %f8, %f2, %f14
taddcctv %g7, 0x0CCD, %o3
setx 0x34400001400, %l0, %l1
faligndata %f14, %f0, %f12
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!# Initialize registers ..
INIT_TH_FP_REG(%l7, %f0, 0x55555555aaaaaaaa)
INIT_TH_FP_REG(%l7, %f2, 0xaaaaaaaa55555555)
INIT_TH_FP_REG(%l7, %f4, 0xfedcba9876543210)
INIT_TH_FP_REG(%l7, %f6, 0x0123456789abcdef)
INIT_TH_FP_REG(%l7, %f8, 0x55aa55aaff00ff00)
INIT_TH_FP_REG(%l7, %f10, 0x1111111111111111)
INIT_TH_FP_REG(%l7, %f12, 0x8888888888888888)
INIT_TH_FP_REG(%l7, %f14, 0xfedcba9876543210)
!# Execute some ALU ops ..
setx 0x34400001400, %l0, %l1
fmul8x16au %f12, %f4, %f12
fandnot1s %f6, %f13, %f14
fmul8x16au %f9, %f9, %f14
setx 0x34400001400, %l0, %l1
tsubcctv %g7, 0x197F, %l3
setx 0x34400001400, %l0, %l1
fmovdleu %icc, %f14, %f15
taddcctv %l3, 0x1A3E, %g3
setx 0x34400001400, %l0, %l1
taddcctv %o5, 0x1CAB, %i6
faligndata %f10, %f10, %f2
fmul8sux16 %f6, %f10, %f4
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!# Initialize registers ..
INIT_TH_FP_REG(%l7, %f0, 0x55555555aaaaaaaa)
INIT_TH_FP_REG(%l7, %f2, 0xaaaaaaaa55555555)
INIT_TH_FP_REG(%l7, %f4, 0xfedcba9876543210)
INIT_TH_FP_REG(%l7, %f6, 0x0123456789abcdef)
INIT_TH_FP_REG(%l7, %f8, 0x55aa55aaff00ff00)
INIT_TH_FP_REG(%l7, %f10, 0x1111111111111111)
INIT_TH_FP_REG(%l7, %f12, 0x8888888888888888)
INIT_TH_FP_REG(%l7, %f14, 0xfedcba9876543210)
!# Execute some ALU ops ..
fmul8x16al %f10, %f6, %f4
setx 0x34400001400, %l0, %l1
bpos,a,pn %xcc, loop_1390
fmuld8ulx16 %f5, %f12, %f4
fmul8ulx16 %f0, %f14, %f6
bneg,a,pt %xcc, loop_1417
fmovrslez %o7, %f14, %f15
faligndata %f12, %f12, %f12
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
faligndata %f2, %f4, %f10
fmovrslez %i2, %f13, %f14
setx 0x34400001400, %l0, %l1
fmuld8ulx16 %f12, %f15, %f12
faligndata %f14, %f6, %f14
fmul8sux16 %f12, %f8, %f8
fmul8ulx16 %f14, %f8, %f0
setx 0x34400001400, %l0, %l1
bpos,a,pn %xcc, loop_1532
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
tsubcctv %i7, 0x0D2A, %i1
fmul8x16au %f0, %f13, %f8
setx 0x34400001400, %l0, %l1
fmul8x16al %f1, %f6, %f14
setx 0x34400001400, %l0, %l1
fmul8x16au %f11, %f15, %f8
fmovdleu %icc, %f14, %f12
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
fmuld8ulx16 %f1, %f9, %f6
fmul8sux16 %f8, %f12, %f12
setx 0x34400001400, %l0, %l1
fmovdneg %icc, %f13, %f13
setx 0x34400001400, %l0, %l1
bleu,a,pt %icc, loop_1656
fandnot2s %f14, %f12, %f12
fmovdleu %icc, %f13, %f14
fmul8sux16 %f2, %f14, %f14
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
bleu,a,pn %icc, loop_1694
faligndata %f14, %f0, %f2
faligndata %f10, %f6, %f4
fmul8x16al %f1, %f11, %f12
setx 0x34400001400, %l0, %l1
fandnot1 %f12, %f10, %f10
fmul8sux16 %f8, %f6, %f10
fmuld8sux16 %f5, %f10, %f8
fmul8sux16 %f4, %f12, %f12
setx 0x34400001400, %l0, %l1
bneg,a,pt %icc, loop_1785
setx 0x34400001400, %l0, %l1
setx 0x34400001400, %l0, %l1
faligndata %f6, %f14, %f14
fandnot2s %f5, %f15, %f15
fmovsneg %xcc, %f14, %f11
fmovsneg %icc, %f12, %f14
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
EXIT_GOOD /* test finish */
/************************************************************************
************************************************************************/