Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / common / coverage / siu / siu_buff_cnt_ilc3_sample.vrhpal
// ========== Copyright Header Begin ==========================================
//
// OpenSPARC T2 Processor File: siu_buff_cnt_ilc3_sample.vrhpal
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
//
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
//
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
//
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// have any questions.
//
// ========== Copyright Header End ============================================
sample siu_sio_buffer_cnt_ilc3.sio_cnt_r
{
trans t_SI0_CNT_INC_ADR_00 ( 0 -> 1);
trans t_SI0_CNT_INC_ADR_01 ( 1 -> 2);
trans t_SI0_CNT_INC_ADR_02 ( 2 -> 3);
trans t_SI0_CNT_INC_ADR_03 ( 3 -> 4);
trans t_SI0_CNT_DEC_ADR_03 ( 4 -> 3);
trans t_SI0_CNT_DEC_ADR_02 ( 3 -> 2);
trans t_SI0_CNT_DEC_ADR_01 ( 2 -> 1);
trans t_SI0_CNT_DEC_ADR_00 ( 1 -> 0);
}